Home
last modified time | relevance | path

Searched refs:BDMA_ISR_TCIF1_Pos (Results 1 – 22 of 22) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h6361 #define BDMA_ISR_TCIF1_Pos (5U) macro
6362 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h7b0xx.h6615 #define BDMA_ISR_TCIF1_Pos (5U) macro
6616 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h7b0xxq.h6616 #define BDMA_ISR_TCIF1_Pos (5U) macro
6617 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h7a3xxq.h6362 #define BDMA_ISR_TCIF1_Pos (5U) macro
6363 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h7b3xx.h6615 #define BDMA_ISR_TCIF1_Pos (5U) macro
6616 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h7b3xxq.h6616 #define BDMA_ISR_TCIF1_Pos (5U) macro
6617 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h730xxq.h6907 #define BDMA_ISR_TCIF1_Pos (5U) macro
6908 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h733xx.h6906 #define BDMA_ISR_TCIF1_Pos (5U) macro
6907 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h725xx.h6653 #define BDMA_ISR_TCIF1_Pos (5U) macro
6654 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h730xx.h6906 #define BDMA_ISR_TCIF1_Pos (5U) macro
6907 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h735xx.h6907 #define BDMA_ISR_TCIF1_Pos (5U) macro
6908 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h742xx.h6379 #define BDMA_ISR_TCIF1_Pos (5U) macro
6380 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h723xx.h6652 #define BDMA_ISR_TCIF1_Pos (5U) macro
6653 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h750xx.h6667 #define BDMA_ISR_TCIF1_Pos (5U) macro
6668 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h753xx.h6667 #define BDMA_ISR_TCIF1_Pos (5U) macro
6668 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h745xx.h6581 #define BDMA_ISR_TCIF1_Pos (5U) macro
6582 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h745xg.h6581 #define BDMA_ISR_TCIF1_Pos (5U) macro
6582 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h743xx.h6474 #define BDMA_ISR_TCIF1_Pos (5U) macro
6475 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h755xx.h6774 #define BDMA_ISR_TCIF1_Pos (5U) macro
6775 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h757xx.h6857 #define BDMA_ISR_TCIF1_Pos (5U) macro
6858 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h747xg.h6664 #define BDMA_ISR_TCIF1_Pos (5U) macro
6665 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */
Dstm32h747xx.h6664 #define BDMA_ISR_TCIF1_Pos (5U) macro
6665 #define BDMA_ISR_TCIF1_Msk (0x1UL << BDMA_ISR_TCIF1_Pos) /*!< 0x00000020 */