Home
last modified time | relevance | path

Searched refs:BDMA_IFCR_CTCIF4_Pos (Results 1 – 22 of 22) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h6495 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6496 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h7b0xx.h6749 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6750 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h7b0xxq.h6750 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6751 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h7a3xxq.h6496 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6497 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h7b3xx.h6749 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6750 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h7b3xxq.h6750 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6751 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h730xxq.h7041 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
7042 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h733xx.h7040 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
7041 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h725xx.h6787 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6788 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h730xx.h7040 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
7041 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h735xx.h7041 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
7042 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h742xx.h6513 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6514 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h723xx.h6786 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6787 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h750xx.h6801 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6802 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h753xx.h6801 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6802 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h745xx.h6715 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6716 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h745xg.h6715 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6716 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h743xx.h6608 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6609 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h755xx.h6908 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6909 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h757xx.h6991 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6992 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h747xg.h6798 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6799 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */
Dstm32h747xx.h6798 #define BDMA_IFCR_CTCIF4_Pos (17U) macro
6799 #define BDMA_IFCR_CTCIF4_Msk (0x1UL << BDMA_IFCR_CTCIF4_Pos) /*!< 0x00020000 */