Home
last modified time | relevance | path

Searched refs:BDMA_IFCR_CTCIF1_Pos (Results 1 – 22 of 22) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h6459 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6460 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h7b0xx.h6713 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6714 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h7b0xxq.h6714 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6715 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h7a3xxq.h6460 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6461 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h7b3xx.h6713 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6714 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h7b3xxq.h6714 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6715 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h730xxq.h7005 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
7006 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h733xx.h7004 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
7005 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h725xx.h6751 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6752 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h730xx.h7004 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
7005 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h735xx.h7005 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
7006 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h742xx.h6477 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6478 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h723xx.h6750 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6751 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h750xx.h6765 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6766 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h753xx.h6765 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6766 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h745xx.h6679 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6680 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h745xg.h6679 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6680 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h743xx.h6572 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6573 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h755xx.h6872 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6873 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h757xx.h6955 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6956 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h747xg.h6762 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6763 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */
Dstm32h747xx.h6762 #define BDMA_IFCR_CTCIF1_Pos (5U) macro
6763 #define BDMA_IFCR_CTCIF1_Msk (0x1UL << BDMA_IFCR_CTCIF1_Pos) /*!< 0x00000020 */