Home
last modified time | relevance | path

Searched refs:BDMA_IFCR_CTCIF0_Pos (Results 1 – 22 of 22) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h7a3xx.h6447 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6448 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h7b0xx.h6701 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6702 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h7b0xxq.h6702 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6703 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h7a3xxq.h6448 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6449 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h7b3xx.h6701 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6702 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h7b3xxq.h6702 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6703 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h730xxq.h6993 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6994 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h733xx.h6992 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6993 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h725xx.h6739 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6740 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h730xx.h6992 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6993 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h735xx.h6993 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6994 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h742xx.h6465 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6466 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h723xx.h6738 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6739 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h750xx.h6753 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6754 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h753xx.h6753 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6754 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h745xx.h6667 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6668 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h745xg.h6667 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6668 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h743xx.h6560 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6561 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h755xx.h6860 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6861 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h757xx.h6943 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6944 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h747xg.h6750 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6751 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */
Dstm32h747xx.h6750 #define BDMA_IFCR_CTCIF0_Pos (1U) macro
6751 #define BDMA_IFCR_CTCIF0_Msk (0x1UL << BDMA_IFCR_CTCIF0_Pos) /*!< 0x00000002 */