Home
last modified time | relevance | path

Searched refs:APB5LPENR (Results 1 – 11 of 11) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_bus.h2501 SET_BIT(RCC->APB5LPENR, Periphs); in LL_APB5_GRP1_EnableClockSleep()
2503 tmpreg = READ_BIT(RCC->APB5LPENR, Periphs); in LL_APB5_GRP1_EnableClockSleep()
2522 CLEAR_BIT(RCC->APB5LPENR, Periphs); in LL_APB5_GRP1_DisableClockSleep()
Dstm32h7rsxx_hal_rcc.h3159 #define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB5LPENR, RCC_APB5LPENR_LTDCLPEN)
3161 #define __HAL_RCC_DCMIPP_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB5LPENR, RCC_APB5LPENR_DCMIPPLPEN)
3163 #define __HAL_RCC_GFXTIM_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB5LPENR, RCC_APB5LPENR_GFXTIMLPEN)
3166 #define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB5LPENR, RCC_APB5LPENR_LTDCLPEN)
3168 #define __HAL_RCC_DCMIPP_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB5LPENR, RCC_APB5LPENR_DCMIPPLPEN)
3170 #define __HAL_RCC_GFXTIM_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB5LPENR, RCC_APB5LPENR_GFXTIMLPEN)
3497 #define __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB5LPENR, RCC_APB5LPENR_LTDCLPEN) …
3499 #define __HAL_RCC_DCMIPP_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB5LPENR, RCC_APB5LPENR_DCMIPPLPEN…
3501 #define __HAL_RCC_GFXTIM_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB5LPENR, RCC_APB5LPENR_GFXTIMLPEN…
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_bus.h3748 tmpreg = READ_REG(RCC->APB5LPENR); in LL_APB5_GRP1_EnableClockLowPower()
3769 return ((READ_BIT(RCC->APB5LPENR, Periphs) == Periphs) ? 1UL : 0UL); in LL_APB5_GRP1_IsEnabledClockLowPower()
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h1488 …__IO uint32_t APB5LPENR; /*!< RCC APB5 peripheral sleep clocks enable register, … member
Dstm32h7s7xx.h1650 …__IO uint32_t APB5LPENR; /*!< RCC APB5 peripheral sleep clocks enable register, … member
Dstm32h7s3xx.h1581 …__IO uint32_t APB5LPENR; /*!< RCC APB5 peripheral sleep clocks enable register, … member
Dstm32h7r7xx.h1555 …__IO uint32_t APB5LPENR; /*!< RCC APB5 peripheral sleep clocks enable register, … member
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h2031 …__IO uint32_t APB5LPENR; /*!< RCC APB5 sleep enable register … member
Dstm32n657xx.h2157 …__IO uint32_t APB5LPENR; /*!< RCC APB5 sleep enable register … member
Dstm32n655xx.h2129 …__IO uint32_t APB5LPENR; /*!< RCC APB5 sleep enable register … member
Dstm32n647xx.h2059 …__IO uint32_t APB5LPENR; /*!< RCC APB5 sleep enable register … member