Home
last modified time | relevance | path

Searched refs:APB1LPENR2 (Results 1 – 11 of 11) sorted by relevance

/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_hal_rcc.h2967 #define __HAL_RCC_CRS_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_CRSLPEN)
2969 #define __HAL_RCC_MDIOS_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_MDIOSLPEN)
2971 #define __HAL_RCC_FDCAN_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_FDCANLPEN)
2973 #define __HAL_RCC_UCPD1_CLK_SLEEP_ENABLE() SET_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_UCPD1LPEN)
3026 #define __HAL_RCC_CRS_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_CRSLPEN)
3028 #define __HAL_RCC_MDIOS_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_MDIOSLPEN)
3030 #define __HAL_RCC_FDCAN_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_FDCANLPEN)
3032 #define __HAL_RCC_UCPD1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_UCPD1LPEN)
3408 #define __HAL_RCC_CRS_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_CRSLPEN) …
3410 #define __HAL_RCC_MDIOS_IS_CLK_SLEEP_ENABLED() (READ_BIT(RCC->APB1LPENR2, RCC_APB1LPENR2_MDIOSLPEN…
[all …]
Dstm32h7rsxx_ll_bus.h1897 SET_BIT(RCC->APB1LPENR2, Periphs); in LL_APB1_GRP2_EnableClockSleep()
1899 tmpreg = READ_BIT(RCC->APB1LPENR2, Periphs); in LL_APB1_GRP2_EnableClockSleep()
1918 CLEAR_BIT(RCC->APB1LPENR2, Periphs); in LL_APB1_GRP2_DisableClockSleep()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_bus.h2828 tmpreg = READ_REG(RCC->APB1LPENR2); in LL_APB1_GRP2_EnableClockLowPower()
2845 return ((READ_BIT(RCC->APB1LPENR2, Periphs) == Periphs) ? 1UL : 0UL); in LL_APB1_GRP2_IsEnabledClockLowPower()
/hal_stm32-latest/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h1485 …__IO uint32_t APB1LPENR2; /*!< RCC APB1 peripheral sleep clocks enable register 2, … member
Dstm32h7s7xx.h1647 …__IO uint32_t APB1LPENR2; /*!< RCC APB1 peripheral sleep clocks enable register 2, … member
Dstm32h7s3xx.h1578 …__IO uint32_t APB1LPENR2; /*!< RCC APB1 peripheral sleep clocks enable register 2, … member
Dstm32h7r7xx.h1552 …__IO uint32_t APB1LPENR2; /*!< RCC APB1 peripheral sleep clocks enable register 2, … member
/hal_stm32-latest/stm32cube/stm32n6xx/soc/
Dstm32n645xx.h2026 …__IO uint32_t APB1LPENR2; /*!< RCC APB1 sleep enable register 2 … member
Dstm32n657xx.h2152 …__IO uint32_t APB1LPENR2; /*!< RCC APB1 sleep enable register 2 … member
Dstm32n655xx.h2124 …__IO uint32_t APB1LPENR2; /*!< RCC APB1 sleep enable register 2 … member
Dstm32n647xx.h2054 …__IO uint32_t APB1LPENR2; /*!< RCC APB1 sleep enable register 2 … member