Home
last modified time | relevance | path

Searched refs:AHB2LPENR (Results 1 – 25 of 88) sorted by relevance

1234

/hal_stm32-latest/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_hal_rcc.h5463 #define __HAL_RCC_DCMI_PSSI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMI_PSSILP…
5466 #define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
5469 #define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))
5472 #define __HAL_RCC_HASH_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))
5474 #define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
5475 #define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_SDMMC2LPEN))
5477 #define __HAL_RCC_DFSDMDMA_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DFSDMDMALPE…
5480 #define __HAL_RCC_FMAC_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_FMACLPEN))
5483 #define __HAL_RCC_CORDIC_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CORDICLPEN))
5486 #define __HAL_RCC_D2SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_D2SRAM1LPEN…
[all …]
Dstm32h7xx_ll_bus.h1297 SET_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockSleep()
1299 tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockSleep()
1332 CLEAR_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_DisableClockSleep()
3872 SET_BIT(RCC_C1->AHB2LPENR, Periphs); in LL_C1_AHB2_GRP1_EnableClockSleep()
3874 tmpreg = READ_BIT(RCC_C1->AHB2LPENR, Periphs); in LL_C1_AHB2_GRP1_EnableClockSleep()
3905 CLEAR_BIT(RCC_C1->AHB2LPENR, Periphs); in LL_C1_AHB2_GRP1_DisableClockSleep()
5633 SET_BIT(RCC_C2->AHB2LPENR, Periphs); in LL_C2_AHB2_GRP1_EnableClockSleep()
5635 tmpreg = READ_BIT(RCC_C2->AHB2LPENR, Periphs); in LL_C2_AHB2_GRP1_EnableClockSleep()
5664 CLEAR_BIT(RCC_C2->AHB2LPENR, Periphs); in LL_C2_AHB2_GRP1_DisableClockSleep()
/hal_stm32-latest/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_hal_rcc.h3519 #define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIOALPEN)
3521 #define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIOBLPEN)
3523 #define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIOCLPEN)
3525 #define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIODLPEN)
3528 #define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIOELPEN)
3532 #define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIOFLPEN)
3536 #define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIOGLPEN)
3539 #define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIOHLPEN)
3542 #define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_GPIOILPEN)
3545 #define __HAL_RCC_ADC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_ADCLPEN)
[all …]
Dstm32h5xx_ll_bus.h1143 SET_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockSleep()
1145 tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockSleep()
1197 return ((READ_BIT(RCC->AHB2LPENR, Periphs) == Periphs) ? 1UL : 0UL); in LL_AHB2_GRP1_IsEnabledClockSleep()
1248 CLEAR_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_DisableClockSleep()
/hal_stm32-latest/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_hal_rcc_ex.h330 #define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
331 #define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
335 #define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))
336 #define __HAL_RCC_HASH_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))
338 #define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_CRYPLPEN))
339 #define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_HASHLPEN))
Dstm32f2xx_ll_bus.h691 SET_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockLowPower()
693 tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockLowPower()
716 CLEAR_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_DisableClockLowPower()
Dstm32f2xx_hal_rcc.h1269 #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
1270 #define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
1272 #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
1273 #define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
/hal_stm32-latest/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc_ex.h2065 #define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
2066 #define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
2070 #define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_JPEGLPEN))
2071 #define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_JPEGLPEN))
2074 #define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
2075 #define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
2077 #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
2078 #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
2081 #define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))
2082 #define __HAL_RCC_HASH_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))
[all …]
Dstm32f7xx_ll_bus.h832 SET_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockLowPower()
834 tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockLowPower()
861 CLEAR_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_DisableClockLowPower()
/hal_stm32-latest/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc_ex.h1896 #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
1897 #define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
1899 #define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
1900 #define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
1902 #define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
1903 #define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
1906 #define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))
1907 #define __HAL_RCC_HASH_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))
1909 #define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_CRYPLPEN))
1910 #define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_HASHLPEN))
[all …]
Dstm32f4xx_ll_bus.h931 SET_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockLowPower()
933 tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockLowPower()
958 CLEAR_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_DisableClockLowPower()
/hal_stm32-latest/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_hal_rcc.h2681 #define __HAL_RCC_PSSI_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_PSSILPEN)
2683 #define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_SDMMC2LPEN)
2685 #define __HAL_RCC_CORDIC_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_CORDICLPEN)
2687 #define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_SRAM1LPEN)
2689 #define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() SET_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_SRAM2LPEN)
2692 #define __HAL_RCC_PSSI_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_PSSILPEN)
2694 #define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_SDMMC2LPEN)
2696 #define __HAL_RCC_CORDIC_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_CORDICLPEN)
2698 #define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_SRAM1LPEN)
2700 #define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() CLEAR_BIT(RCC->AHB2LPENR, RCC_AHB2LPENR_SRAM2LPEN)
[all …]
Dstm32h7rsxx_ll_bus.h617 SET_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockSleep()
619 tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_EnableClockSleep()
640 CLEAR_BIT(RCC->AHB2LPENR, Periphs); in LL_AHB2_GRP1_DisableClockSleep()
/hal_stm32-latest/stm32cube/stm32n6xx/drivers/include/
Dstm32n6xx_ll_bus.h1098 tmpreg = READ_REG(RCC->AHB2LPENR); in LL_AHB2_GRP1_EnableClockLowPower()
1115 return ((READ_BIT(RCC->AHB2LPENR, Periphs) == Periphs) ? 1UL : 0UL); in LL_AHB2_GRP1_IsEnabledClockLowPower()
/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f401xc.h356 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Add… member
Dstm32f401xe.h356 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Add… member
Dstm32f411xe.h357 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Add… member
Dstm32f405xx.h521 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Add… member
Dstm32f412cx.h496 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Add… member
/hal_stm32-latest/stm32cube/stm32h7xx/soc/
Dstm32h745xx.h1334 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral sleep clock register, … member
1360 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral sleep clock register, A… member
Dstm32h745xg.h1334 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral sleep clock register, … member
1360 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral sleep clock register, A… member
Dstm32h755xx.h1335 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral sleep clock register, … member
1361 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral sleep clock register, A… member
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h518 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Add… member
Dstm32f205xx.h517 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 peripheral clock enable in low power mode register, Add… member
/hal_stm32-latest/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h748 …__IO uint32_t AHB2LPENR; /*!< RCC AHB2 Peripheral sleep clock Register … member

1234