Searched refs:ADC_CSR_OVR3_Pos (Results 1 – 25 of 29) sorted by relevance
12
1657 #define ADC_CSR_OVR3_Pos (21U) macro1658 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1607 #define ADC_CSR_OVR3_Pos (21U) macro1608 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1711 #define ADC_CSR_OVR3_Pos (21U) macro1712 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1761 #define ADC_CSR_OVR3_Pos (21U) macro1762 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1605 #define ADC_CSR_OVR3_Pos (21U) macro1606 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1679 #define ADC_CSR_OVR3_Pos (21U) macro1680 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1709 #define ADC_CSR_OVR3_Pos (21U) macro1710 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1803 #define ADC_CSR_OVR3_Pos (21U) macro1804 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1726 #define ADC_CSR_OVR3_Pos (21U) macro1727 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1783 #define ADC_CSR_OVR3_Pos (21U) macro1784 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1859 #define ADC_CSR_OVR3_Pos (21U) macro1860 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1935 #define ADC_CSR_OVR3_Pos (21U) macro1936 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1881 #define ADC_CSR_OVR3_Pos (21U) macro1882 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1735 #define ADC_CSR_OVR3_Pos (21U) macro1736 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1719 #define ADC_CSR_OVR3_Pos (21U) macro1720 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1769 #define ADC_CSR_OVR3_Pos (21U) macro1770 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1753 #define ADC_CSR_OVR3_Pos (21U) macro1754 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
2032 #define ADC_CSR_OVR3_Pos (21U) macro2033 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1902 #define ADC_CSR_OVR3_Pos (21U) macro1903 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
1957 #define ADC_CSR_OVR3_Pos (21U) macro1958 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
2059 #define ADC_CSR_OVR3_Pos (21U) macro2060 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
2228 #define ADC_CSR_OVR3_Pos (21U) macro2229 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
2153 #define ADC_CSR_OVR3_Pos (21U) macro2154 #define ADC_CSR_OVR3_Msk (0x1UL << ADC_CSR_OVR3_Pos) /*!< 0x00200000 */
