Searched refs:ADC_CSR_EOC3_Pos (Results 1 – 25 of 29) sorted by relevance
12
1645 #define ADC_CSR_EOC3_Pos (17U) macro1646 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1595 #define ADC_CSR_EOC3_Pos (17U) macro1596 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1699 #define ADC_CSR_EOC3_Pos (17U) macro1700 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1749 #define ADC_CSR_EOC3_Pos (17U) macro1750 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1593 #define ADC_CSR_EOC3_Pos (17U) macro1594 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1667 #define ADC_CSR_EOC3_Pos (17U) macro1668 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1697 #define ADC_CSR_EOC3_Pos (17U) macro1698 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1791 #define ADC_CSR_EOC3_Pos (17U) macro1792 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1714 #define ADC_CSR_EOC3_Pos (17U) macro1715 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1771 #define ADC_CSR_EOC3_Pos (17U) macro1772 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1847 #define ADC_CSR_EOC3_Pos (17U) macro1848 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1923 #define ADC_CSR_EOC3_Pos (17U) macro1924 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1869 #define ADC_CSR_EOC3_Pos (17U) macro1870 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1723 #define ADC_CSR_EOC3_Pos (17U) macro1724 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1707 #define ADC_CSR_EOC3_Pos (17U) macro1708 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1757 #define ADC_CSR_EOC3_Pos (17U) macro1758 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1741 #define ADC_CSR_EOC3_Pos (17U) macro1742 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
2020 #define ADC_CSR_EOC3_Pos (17U) macro2021 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1890 #define ADC_CSR_EOC3_Pos (17U) macro1891 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
1945 #define ADC_CSR_EOC3_Pos (17U) macro1946 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
2047 #define ADC_CSR_EOC3_Pos (17U) macro2048 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
2216 #define ADC_CSR_EOC3_Pos (17U) macro2217 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
2141 #define ADC_CSR_EOC3_Pos (17U) macro2142 #define ADC_CSR_EOC3_Msk (0x1UL << ADC_CSR_EOC3_Pos) /*!< 0x00020000 */
