Home
last modified time | relevance | path

Searched refs:ADC_CDR_DATA1_Pos (Results 1 – 25 of 41) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h1277 #define ADC_CDR_DATA1_Pos (0U) macro
1278 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f410rx.h1277 #define ADC_CDR_DATA1_Pos (0U) macro
1278 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f410tx.h1267 #define ADC_CDR_DATA1_Pos (0U) macro
1268 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f401xc.h1379 #define ADC_CDR_DATA1_Pos (0U) macro
1380 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f401xe.h1379 #define ADC_CDR_DATA1_Pos (0U) macro
1380 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f411xe.h1382 #define ADC_CDR_DATA1_Pos (0U) macro
1383 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f405xx.h1651 #define ADC_CDR_DATA1_Pos (0U) macro
1652 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f412cx.h1572 #define ADC_CDR_DATA1_Pos (0U) macro
1573 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f415xx.h1725 #define ADC_CDR_DATA1_Pos (0U) macro
1726 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f423xx.h1797 #define ADC_CDR_DATA1_Pos (0U) macro
1798 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f407xx.h1755 #define ADC_CDR_DATA1_Pos (0U) macro
1756 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f412zx.h1632 #define ADC_CDR_DATA1_Pos (0U) macro
1633 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f412rx.h1626 #define ADC_CDR_DATA1_Pos (0U) macro
1627 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f412vx.h1628 #define ADC_CDR_DATA1_Pos (0U) macro
1629 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f413xx.h1761 #define ADC_CDR_DATA1_Pos (0U) macro
1762 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f427xx.h1849 #define ADC_CDR_DATA1_Pos (0U) macro
1850 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h1703 #define ADC_CDR_DATA1_Pos (0U) macro
1704 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f205xx.h1653 #define ADC_CDR_DATA1_Pos (0U) macro
1654 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f207xx.h1757 #define ADC_CDR_DATA1_Pos (0U) macro
1758 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f217xx.h1807 #define ADC_CDR_DATA1_Pos (0U) macro
1808 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
/hal_stm32-latest/stm32cube/stm32f7xx/soc/
Dstm32f723xx.h1782 #define ADC_CDR_DATA1_Pos (0U) macro
1783 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f722xx.h1766 #define ADC_CDR_DATA1_Pos (0U) macro
1767 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f730xx.h1816 #define ADC_CDR_DATA1_Pos (0U) macro
1817 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f733xx.h1816 #define ADC_CDR_DATA1_Pos (0U) macro
1817 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */
Dstm32f732xx.h1800 #define ADC_CDR_DATA1_Pos (0U) macro
1801 #define ADC_CDR_DATA1_Msk (0xFFFFUL << ADC_CDR_DATA1_Pos) /*!< 0x0000FFFF */

12