Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_2 (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-latest/stm32cube/stm32c0xx/soc/
Dstm32c011xx.h1210 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1239 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32c031xx.h1214 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1243 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32c071xx.h1291 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1320 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
/hal_stm32-latest/stm32cube/stm32g0xx/soc/
Dstm32g030xx.h1243 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1272 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g050xx.h1262 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1291 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g070xx.h1265 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1294 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g031xx.h1286 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1315 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g041xx.h1333 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1362 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g051xx.h1349 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1378 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g061xx.h1396 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1425 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g071xx.h1398 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1427 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g081xx.h1445 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1474 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g0b0xx.h1347 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1376 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g0c1xx.h1612 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1641 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32g0b1xx.h1565 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1594 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
/hal_stm32-latest/stm32cube/stm32wlxx/soc/
Dstm32wle4xx.h1569 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1598 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32wle5xx.h1569 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1598 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32wl5mxx.h1751 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1780 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32wl54xx.h1751 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1780 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
Dstm32wl55xx.h1751 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
1780 #define ADC_TR3_HT3_2 ADC_AWD3TR_HT3_2
/hal_stm32-latest/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1630 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
Dstm32wba52xx.h2111 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
/hal_stm32-latest/stm32cube/stm32u0xx/soc/
Dstm32u031xx.h1442 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
Dstm32u083xx.h1595 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro
Dstm32u073xx.h1559 #define ADC_AWD3TR_HT3_2 (0x004UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00040000 */ macro

12