Home
last modified time | relevance | path

Searched refs:TIM_DCR_DBSS_1 (Results 1 – 25 of 34) sorted by relevance

12

/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_tim.c4857 tmpDBSS = TIM_DCR_DBSS_1; in HAL_TIM_DMABurst_MultiWriteStart()
4877 tmpDBSS = (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiWriteStart()
4937 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1); in HAL_TIM_DMABurst_MultiWriteStart()
4957 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiWriteStart()
5311 tmpDBSS = TIM_DCR_DBSS_1; in HAL_TIM_DMABurst_MultiReadStart()
5331 tmpDBSS = (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiReadStart()
5391 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1); in HAL_TIM_DMABurst_MultiReadStart()
5411 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiReadStart()
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_hal_tim.c4847 tmpDBSS = TIM_DCR_DBSS_1; in HAL_TIM_DMABurst_MultiWriteStart()
4867 tmpDBSS = (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiWriteStart()
4927 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1); in HAL_TIM_DMABurst_MultiWriteStart()
4947 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiWriteStart()
5299 tmpDBSS = TIM_DCR_DBSS_1; in HAL_TIM_DMABurst_MultiReadStart()
5319 tmpDBSS = (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiReadStart()
5379 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1); in HAL_TIM_DMABurst_MultiReadStart()
5399 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiReadStart()
/hal_stm32-3.7.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_tim.c4857 tmpDBSS = TIM_DCR_DBSS_1; in HAL_TIM_DMABurst_MultiWriteStart()
4877 tmpDBSS = (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiWriteStart()
4937 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1); in HAL_TIM_DMABurst_MultiWriteStart()
4957 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiWriteStart()
5311 tmpDBSS = TIM_DCR_DBSS_1; in HAL_TIM_DMABurst_MultiReadStart()
5331 tmpDBSS = (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiReadStart()
5391 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1); in HAL_TIM_DMABurst_MultiReadStart()
5411 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiReadStart()
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_hal_tim.c4857 tmpDBSS = TIM_DCR_DBSS_1; in HAL_TIM_DMABurst_MultiWriteStart()
4877 tmpDBSS = (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiWriteStart()
4937 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1); in HAL_TIM_DMABurst_MultiWriteStart()
4957 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiWriteStart()
5311 tmpDBSS = TIM_DCR_DBSS_1; in HAL_TIM_DMABurst_MultiReadStart()
5331 tmpDBSS = (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiReadStart()
5391 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1); in HAL_TIM_DMABurst_MultiReadStart()
5411 tmpDBSS = (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0); in HAL_TIM_DMABurst_MultiReadStart()
/hal_stm32-3.7.0/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_tim.h1357 #define LL_TIM_DMA_CC1 TIM_DCR_DBSS_1
1358 #define LL_TIM_DMA_CC2 (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0) …
1361 #define LL_TIM_DMA_COM (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1) …
1362 #define LL_TIM_DMA_TRIGGER (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0) …
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_tim.h1318 #define LL_TIM_DMA_CC1 TIM_DCR_DBSS_1
1319 #define LL_TIM_DMA_CC2 (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0) …
1322 #define LL_TIM_DMA_COM (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1) …
1323 #define LL_TIM_DMA_TRIGGER (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0) …
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_ll_tim.h1279 #define LL_TIM_DMA_CC1 TIM_DCR_DBSS_1
1280 #define LL_TIM_DMA_CC2 (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0) …
1283 #define LL_TIM_DMA_COM (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1) …
1284 #define LL_TIM_DMA_TRIGGER (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0) …
/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_tim.h1426 #define LL_TIM_DMA_CC1 TIM_DCR_DBSS_1
1427 #define LL_TIM_DMA_CC2 (TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0) …
1430 #define LL_TIM_DMA_COM (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1) …
1431 #define LL_TIM_DMA_TRIGGER (TIM_DCR_DBSS_2 | TIM_DCR_DBSS_1 | TIM_DCR_DBSS_0) …
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h8903 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
Dstm32wba52xx.h13070 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
Dstm32wba54xx.h13778 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
Dstm32wba55xx.h13796 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
/hal_stm32-3.7.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h7394 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
Dstm32h523xx.h9835 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
Dstm32h562xx.h10541 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
Dstm32h533xx.h10243 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
Dstm32h563xx.h12625 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
Dstm32h573xx.h13033 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00000200… macro
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h20263 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00020000… macro
Dstm32h7s3xx.h21146 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00020000… macro
Dstm32h7s7xx.h21578 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00020000… macro
Dstm32h7r7xx.h20693 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00020000… macro
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h10535 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00020000… macro
Dstm32u545xx.h10935 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00020000… macro
Dstm32u575xx.h11557 #define TIM_DCR_DBSS_1 (0x02UL << TIM_DCR_DBSS_Pos) /*!< 0x00020000… macro

12