Home
last modified time | relevance | path

Searched refs:RCC_CFGR_HPRE_DIV4 (Results 1 – 25 of 181) sorted by relevance

12345678

/hal_stm32-3.7.0/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_hal_rcc.h224 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4
Dstm32f7xx_ll_rcc.h224 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h215 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
Dstm32l1xx_hal_rcc.h460 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_rcc.h243 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
Dstm32f0xx_hal_rcc.h417 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h215 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
Dstm32f1xx_hal_rcc.h205 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h199 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
Dstm32f2xx_hal_rcc.h242 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4
/hal_stm32-3.7.0/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h260 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
Dstm32l0xx_hal_rcc.h470 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_hal_rcc.h227 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4
Dstm32f4xx_ll_rcc.h225 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32f3xx/drivers/include/
Dstm32f3xx_ll_rcc.h229 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
Dstm32f3xx_hal_rcc.h450 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32g4xx/drivers/include/
Dstm32g4xx_ll_rcc.h238 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
Dstm32g4xx_hal_rcc.h350 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_rcc.h297 #define LL_RCC_SYSCLK_DIV_4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
Dstm32l4xx_hal_rcc.h457 #define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4 /*!< SYSCLK divided by 4 */
/hal_stm32-3.7.0/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h844 #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided … macro
Dstm32f101xb.h859 #define RCC_CFGR_HPRE_DIV4 0x00000090U /*!< SYSCLK divided … macro
/hal_stm32-3.7.0/stm32cube/stm32f0xx/soc/
Dstm32f030x8.h2847 #define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided … macro
Dstm32f030x6.h2817 #define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided … macro
Dstm32f070x6.h2871 #define RCC_CFGR_HPRE_DIV4 (0x00000090U) /*!< SYSCLK divided … macro

12345678