Home
last modified time | relevance | path

Searched refs:RCC_CFGR2_PPRE1 (Results 1 – 25 of 28) sorted by relevance

12

/hal_stm32-3.7.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_rcc.c1088 if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1)) in HAL_RCC_ClockConfig()
1091 MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider); in HAL_RCC_ClockConfig()
1228 if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1)) in HAL_RCC_ClockConfig()
1231 MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider); in HAL_RCC_ClockConfig()
1514 …return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1… in HAL_RCC_GetPCLK1Freq()
1644 pClkInitStruct->APB1CLKDivider = (uint32_t)(regval & RCC_CFGR2_PPRE1); in HAL_RCC_GetClockConfig()
/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_rcc.c1408 if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1)) in HAL_RCC_ClockConfig()
1411 MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider); in HAL_RCC_ClockConfig()
1573 if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1)) in HAL_RCC_ClockConfig()
1576 MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider); in HAL_RCC_ClockConfig()
1823 …return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_P… in HAL_RCC_GetPCLK1Freq()
1974 pRCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PPRE1); in HAL_RCC_GetClockConfig()
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_hal_rcc.c1124 tmpreg1 &= ~RCC_CFGR2_PPRE1; in HAL_RCC_ClockConfig()
1319 …return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_P… in HAL_RCC_GetPCLK1Freq()
1539 RCC_ClkInitStruct->APB1CLKDivider = (tmpreg1 & RCC_CFGR2_PPRE1); in HAL_RCC_GetClockConfig()
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_ll_rcc.h771 …RESCALER__) ((__HCLKFREQ__) >> (APBPrescTable[((__APB1PRESCALER__) & RCC_CFGR2_PPRE1) >> RCC_CFGR…
1502 MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, Prescaler); in LL_RCC_SetAPB1Prescaler()
1606 return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1)); in LL_RCC_GetAPB1Prescaler()
/hal_stm32-3.7.0/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_ll_rcc.h1460 …((__HCLKFREQ__) >> (APBPrescTable[((__APB1PRESCALER__) & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]…
2226 MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, Prescaler); in LL_RCC_SetAPB1Prescaler()
2305 return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1)); in LL_RCC_GetAPB1Prescaler()
/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_rcc.h1342RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]))
2616 MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, Prescaler); in LL_RCC_SetAPB1Prescaler()
2713 return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PPRE1)); in LL_RCC_GetAPB1Prescaler()
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h5971 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32wba52xx.h9744 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32wba54xx.h10016 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32wba55xx.h10034 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
/hal_stm32-3.7.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h8449 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32h523xx.h12588 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32h562xx.h13248 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32h533xx.h13106 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32h563xx.h15332 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32h573xx.h15850 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h13912 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32u545xx.h14425 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32u575xx.h15319 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32u585xx.h15881 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32u5f7xx.h17873 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32u595xx.h16347 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32u5a5xx.h16909 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32u599xx.h20066 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro
Dstm32u5g7xx.h18435 #define RCC_CFGR2_PPRE1 RCC_CFGR2_PPRE1_Msk /*!< PPRE1[2:0]… macro

12