Home
last modified time | relevance | path

Searched refs:RCC_CCIPR1_I2C1SEL (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-3.7.0/stm32cube/stm32wbaxx/drivers/include/
Dstm32wbaxx_hal_rcc_ex.h496 MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_I2C1SEL, (__I2C1_CLKSOURCE__))
504 #define __HAL_RCC_GET_I2C1_SOURCE() READ_BIT(RCC->CCIPR1, RCC_CCIPR1_I2C1SEL)
Dstm32wbaxx_ll_rcc.h563 … ((RCC_OFFSET_CCIPR1 << 24U) | (RCC_CCIPR1_I2C1SEL_Pos << 16U) | (RCC_CCIPR1_I2C1SEL >> RCC_CCIPR…
/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc_ex.h1614 MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))
1623 #define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_I2C1SEL)))
Dstm32u5xx_ll_rcc.h524 … (RCC_CCIPR1_I2C1SEL >> RCC_CCIPR1_I2C1SEL_Pos)) /*!< MSIK clock used as I2C1 clock source */
880 … (RCC_CCIPR1_I2C1SEL >> RCC_CCIPR1_I2C1SEL_Pos)) /*!< I2C1 Clock source selection */
/hal_stm32-3.7.0/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_rcc_ex.h1041 MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))
1049 #define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->CCIPR1, RCC_CCIPR1_I2C1SEL)))
Dstm32l5xx_ll_rcc.h590 …FSET_CCIPR1 << 24U) | ((uint32_t)RCC_CCIPR1_I2C1SEL_Pos << 16U) | (RCC_CCIPR1_I2C1SEL >> RCC_CCIPR…
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_hal_rcc_ex.c442 PeriphClkInit->I2c1ClockSelection = (tmpreg & RCC_CCIPR1_I2C1SEL); in HAL_RCCEx_GetPeriphCLKConfig()
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/
Dstm32wba52xx.h10287 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk macro
Dstm32wba54xx.h10595 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk macro
Dstm32wba55xx.h10613 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk macro
/hal_stm32-3.7.0/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h12094 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk macro
Dstm32l562xx.h12824 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk macro
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h15083 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u545xx.h15632 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u575xx.h16591 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u585xx.h17198 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u5f7xx.h19266 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u595xx.h17676 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u5a5xx.h18283 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u599xx.h21444 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u5g7xx.h19873 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u5g9xx.h23011 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u5f9xx.h22404 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro
Dstm32u5a9xx.h22051 #define RCC_CCIPR1_I2C1SEL RCC_CCIPR1_I2C1SEL_Msk /*!< I2C1SEL[1… macro