Home
last modified time | relevance | path

Searched refs:LL_RCC_SYSCLK_DIV_1 (Results 1 – 25 of 41) sorted by relevance

12

/hal_stm32-3.7.0/stm32cube/stm32l5xx/drivers/src/
Dstm32l5xx_ll_utils.c64 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
374 uint32_t hpre = LL_RCC_SYSCLK_DIV_1; /* Set default value */ in LL_PLL_ConfigSystemClock_MSI()
447 if (UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) in LL_PLL_ConfigSystemClock_MSI()
457 if ((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) in LL_PLL_ConfigSystemClock_MSI()
463 UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_MSI()
500 uint32_t hpre = LL_RCC_SYSCLK_DIV_1; /* Set default value */ in LL_PLL_ConfigSystemClock_HSI()
525 if (UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) in LL_PLL_ConfigSystemClock_HSI()
535 if ((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) in LL_PLL_ConfigSystemClock_HSI()
541 UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_HSI()
581 uint32_t hpre = LL_RCC_SYSCLK_DIV_1; /* Set default value */ in LL_PLL_ConfigSystemClock_HSE()
[all …]
/hal_stm32-3.7.0/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_ll_utils.c89 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
527 if(UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) in LL_PLL_ConfigSystemClock_MSI()
540 if((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) in LL_PLL_ConfigSystemClock_MSI()
546 UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_MSI()
586 uint32_t hpre = LL_RCC_SYSCLK_DIV_1; /* Set default value */ in LL_PLL_ConfigSystemClock_HSI()
614 if(UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) in LL_PLL_ConfigSystemClock_HSI()
627 if((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) in LL_PLL_ConfigSystemClock_HSI()
633 UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_HSI()
719 if(UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) in LL_PLL_ConfigSystemClock_HSE()
732 if((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) in LL_PLL_ConfigSystemClock_HSE()
[all …]
/hal_stm32-3.7.0/stm32cube/stm32g4xx/drivers/src/
Dstm32g4xx_ll_utils.c81 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
411 uint32_t hpre = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_HSI()
436 if (UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) in LL_PLL_ConfigSystemClock_HSI()
447 if ((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) in LL_PLL_ConfigSystemClock_HSI()
453 UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_HSI()
493 uint32_t hpre = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_HSE()
533 if (UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) in LL_PLL_ConfigSystemClock_HSE()
544 if ((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) in LL_PLL_ConfigSystemClock_HSE()
550 UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_HSE()
/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_ll_utils.c84 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
489 uint32_t hpre = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_MSI()
567 if (UTILS_ClkInitStruct->AHBCLKDivider == LL_RCC_SYSCLK_DIV_1) in LL_PLL_ConfigSystemClock_MSI()
577 if ((status == SUCCESS) && (hpre != LL_RCC_SYSCLK_DIV_1)) in LL_PLL_ConfigSystemClock_MSI()
583 UTILS_ClkInitStruct->AHBCLKDivider = LL_RCC_SYSCLK_DIV_1; in LL_PLL_ConfigSystemClock_MSI()
/hal_stm32-3.7.0/stm32cube/stm32l1xx/drivers/src/
Dstm32l1xx_ll_utils.c67 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32f3xx/drivers/src/
Dstm32f3xx_ll_utils.c61 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32l0xx/drivers/src/
Dstm32l0xx_ll_utils.c67 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/drivers/src/
Dstm32wbaxx_ll_utils.c69 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32g0xx/drivers/src/
Dstm32g0xx_ll_utils.c67 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32f0xx/drivers/src/
Dstm32f0xx_ll_utils.c61 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32f2xx/drivers/src/
Dstm32f2xx_ll_utils.c67 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_ll_utils.c82 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32wlxx/drivers/src/
Dstm32wlxx_ll_utils.c64 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32wbxx/drivers/src/
Dstm32wbxx_ll_utils.c65 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32f1xx/drivers/src/
Dstm32f1xx_ll_utils.c66 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_ll_utils.c111 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_ll_utils.c88 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_ll_utils.c100 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_ll_utils.c158 #define IS_LL_UTILS_SYSCLK_DIV(__VALUE__) (((__VALUE__) == LL_RCC_SYSCLK_DIV_1) \
/hal_stm32-3.7.0/stm32cube/stm32c0xx/drivers/include/
Dstm32c0xx_ll_rcc.h216 #define LL_RCC_SYSCLK_DIV_1 0x00000000U … macro
/hal_stm32-3.7.0/stm32cube/stm32l1xx/drivers/include/
Dstm32l1xx_ll_rcc.h213 #define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
/hal_stm32-3.7.0/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_rcc.h241 #define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
/hal_stm32-3.7.0/stm32cube/stm32f1xx/drivers/include/
Dstm32f1xx_ll_rcc.h213 #define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
/hal_stm32-3.7.0/stm32cube/stm32f2xx/drivers/include/
Dstm32f2xx_ll_rcc.h197 #define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro
/hal_stm32-3.7.0/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_rcc.h258 #define LL_RCC_SYSCLK_DIV_1 RCC_CFGR_HPRE_DIV1 /*!< SYSCLK not divided */ macro

12