Home
last modified time | relevance | path

Searched refs:GTZC_CFGR2_TIM1_Msk (Results 1 – 21 of 21) sorted by relevance

/hal_stm32-3.7.0/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h15801 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
15954 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
16063 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
16171 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
16323 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
16475 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32h562xx.h17111 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
17302 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
17449 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
17595 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
17785 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
17975 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32h533xx.h16346 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
16505 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
16618 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
16730 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
16888 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
17046 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32h563xx.h19209 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
19406 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
19559 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
19711 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
19907 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20103 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32h573xx.h19754 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
19957 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20114 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20270 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20472 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20674 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32h503xx.h10879 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
10982 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h17861 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
18025 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
18139 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
18253 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
18415 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
18577 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u545xx.h18413 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
18585 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
18705 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
18825 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
18995 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
19165 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u575xx.h19457 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
19643 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
19773 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
19903 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20089 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20275 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u585xx.h20067 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
20263 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20399 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20535 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20731 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20927 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u5f7xx.h22229 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
22447 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
22599 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
22751 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
22969 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
23187 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u595xx.h20636 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
20838 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
20978 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
21118 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
21320 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
21522 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u5a5xx.h21246 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
21458 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
21604 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
21750 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
21962 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
22174 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u599xx.h24410 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
24622 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
24772 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
24922 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
25134 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
25346 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u5g7xx.h22839 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
23067 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
23225 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
23383 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
23611 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
23839 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u5g9xx.h25980 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
26210 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
26370 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
26530 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
26760 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
26990 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u5f9xx.h25370 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
25590 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
25744 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
25898 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
26118 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
26338 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
Dstm32u5a9xx.h25020 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
25242 #define GTZC_TZSC1_SECCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
25398 #define GTZC_TZSC1_PRIVCFGR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
25554 #define GTZC_TZIC1_IER2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
25776 #define GTZC_TZIC1_SR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
25998 #define GTZC_TZIC1_FCR2_TIM1_Msk GTZC_CFGR2_TIM1_Msk
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/
Dstm32wba52xx.h5638 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
Dstm32wba54xx.h5821 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro
Dstm32wba55xx.h5821 #define GTZC_CFGR2_TIM1_Msk (0x01UL << GTZC_CFGR2_TIM1_Pos) macro