/hal_stm32-3.7.0/stm32cube/stm32h5xx/soc/ |
D | stm32h503xx.h | 3708 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 3709 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32h523xx.h | 5016 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 5017 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32h562xx.h | 5437 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 5438 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32h533xx.h | 5424 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 5425 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32h563xx.h | 7521 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 7522 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32h573xx.h | 7929 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 7930 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/ |
D | stm32wba52xx.h | 2634 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 2635 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32wba54xx.h | 2817 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 2818 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32wba55xx.h | 2817 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 2818 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/soc/ |
D | stm32h7r3xx.h | 4764 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 4765 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32h7s3xx.h | 5209 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 5210 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32h7s7xx.h | 5288 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 5289 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32h7r7xx.h | 4841 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 4842 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/ |
D | stm32u535xx.h | 5604 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 5605 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u545xx.h | 6004 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6005 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u575xx.h | 6002 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6003 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u585xx.h | 6451 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6452 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u5f7xx.h | 6554 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6555 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u595xx.h | 6258 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6259 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u5a5xx.h | 6707 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6708 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u599xx.h | 6546 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6547 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u5g7xx.h | 7003 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 7004 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u5g9xx.h | 7123 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 7124 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u5f9xx.h | 6674 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6675 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|
D | stm32u5a9xx.h | 6995 #define DMA_PRIVCFGR_PRIV0_Pos (0U) macro 6996 #define DMA_PRIVCFGR_PRIV0_Msk (0x1UL << DMA_PRIVCFGR_PRIV0_Pos) /*!< 0x00000001…
|