Home
last modified time | relevance | path

Searched refs:DMA_MISR_MIS0_Pos (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h2102 #define DMA_MISR_MIS0_Pos (0U) macro
2103 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32wba52xx.h2686 #define DMA_MISR_MIS0_Pos (0U) macro
2687 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32wba54xx.h2869 #define DMA_MISR_MIS0_Pos (0U) macro
2870 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32wba55xx.h2869 #define DMA_MISR_MIS0_Pos (0U) macro
2870 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
/hal_stm32-3.7.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h3735 #define DMA_MISR_MIS0_Pos (0U) macro
3736 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32h523xx.h5068 #define DMA_MISR_MIS0_Pos (0U) macro
5069 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32h562xx.h5489 #define DMA_MISR_MIS0_Pos (0U) macro
5490 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32h533xx.h5476 #define DMA_MISR_MIS0_Pos (0U) macro
5477 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32h563xx.h7573 #define DMA_MISR_MIS0_Pos (0U) macro
7574 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32h573xx.h7981 #define DMA_MISR_MIS0_Pos (0U) macro
7982 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h4864 #define DMA_MISR_MIS0_Pos (0U) macro
4865 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32h7s3xx.h5309 #define DMA_MISR_MIS0_Pos (0U) macro
5310 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32h7s7xx.h5388 #define DMA_MISR_MIS0_Pos (0U) macro
5389 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32h7r7xx.h4941 #define DMA_MISR_MIS0_Pos (0U) macro
4942 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h5704 #define DMA_MISR_MIS0_Pos (0U) macro
5705 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u545xx.h6104 #define DMA_MISR_MIS0_Pos (0U) macro
6105 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u575xx.h6102 #define DMA_MISR_MIS0_Pos (0U) macro
6103 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u585xx.h6551 #define DMA_MISR_MIS0_Pos (0U) macro
6552 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u5f7xx.h6654 #define DMA_MISR_MIS0_Pos (0U) macro
6655 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u595xx.h6358 #define DMA_MISR_MIS0_Pos (0U) macro
6359 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u5a5xx.h6807 #define DMA_MISR_MIS0_Pos (0U) macro
6808 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u599xx.h6646 #define DMA_MISR_MIS0_Pos (0U) macro
6647 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u5g7xx.h7103 #define DMA_MISR_MIS0_Pos (0U) macro
7104 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u5g9xx.h7223 #define DMA_MISR_MIS0_Pos (0U) macro
7224 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…
Dstm32u5f9xx.h6774 #define DMA_MISR_MIS0_Pos (0U) macro
6775 #define DMA_MISR_MIS0_Msk (0x1UL << DMA_MISR_MIS0_Pos) /*!< 0x00000001…

12