Home
last modified time | relevance | path

Searched refs:DMA_CTR1_SSEC_Msk (Results 1 – 21 of 21) sorted by relevance

/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h2277 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
2278 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32wba52xx.h2861 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
2862 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32wba54xx.h3044 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
3045 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32wba55xx.h3044 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
3045 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
/hal_stm32-3.7.0/stm32cube/stm32h5xx/soc/
Dstm32h523xx.h5243 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
5244 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32h562xx.h5664 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
5665 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32h533xx.h5651 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
5652 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32h563xx.h7748 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
7749 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32h573xx.h8156 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
8157 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h5927 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
5928 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u545xx.h6327 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
6328 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u575xx.h6325 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
6326 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u585xx.h6774 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
6775 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u5f7xx.h6877 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
6878 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u595xx.h6581 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
6582 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u5a5xx.h7030 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
7031 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u599xx.h6869 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
6870 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u5g7xx.h7326 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
7327 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u5g9xx.h7446 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
7447 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u5f9xx.h6997 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
6998 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…
Dstm32u5a9xx.h7318 #define DMA_CTR1_SSEC_Msk (0x1UL << DMA_CTR1_SSEC_Pos) /*!< 0x00008000… macro
7319 #define DMA_CTR1_SSEC DMA_CTR1_SSEC_Msk /*!< Security a…