Home
last modified time | relevance | path

Searched refs:DMA_CFCR_TOF_Msk (Results 1 – 25 of 26) sorted by relevance

12

/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h2178 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
2179 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32wba52xx.h2762 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
2763 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32wba54xx.h2945 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
2946 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32wba55xx.h2945 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
2946 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
/hal_stm32-3.7.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h3786 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
3787 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32h523xx.h5144 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
5145 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32h562xx.h5565 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
5566 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32h533xx.h5552 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
5553 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32h563xx.h7649 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
7650 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32h573xx.h8057 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
8058 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/soc/
Dstm32h7r3xx.h4938 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
4939 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32h7s3xx.h5383 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
5384 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32h7s7xx.h5462 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
5463 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32h7r7xx.h5015 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
5016 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h5828 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
5829 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u545xx.h6228 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
6229 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u575xx.h6226 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
6227 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u585xx.h6675 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
6676 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u5f7xx.h6778 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
6779 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u595xx.h6482 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
6483 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u5a5xx.h6931 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
6932 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u599xx.h6770 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
6771 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u5g7xx.h7227 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
7228 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u5g9xx.h7347 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
7348 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…
Dstm32u5f9xx.h6898 #define DMA_CFCR_TOF_Msk (0x1UL << DMA_CFCR_TOF_Pos) /*!< 0x00004000… macro
6899 #define DMA_CFCR_TOF DMA_CFCR_TOF_Msk /*!< Trigger ov…

12