Home
last modified time | relevance | path

Searched refs:DMA2D_OOR_LO (Results 1 – 25 of 73) sorted by relevance

123

/hal_stm32-3.7.0/stm32cube/stm32f4xx/drivers/include/
Dstm32f4xx_ll_dma2d.h642 MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset); in LL_DMA2D_SetLineOffset()
653 return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO)); in LL_DMA2D_GetLineOffset()
/hal_stm32-3.7.0/stm32cube/stm32f7xx/drivers/include/
Dstm32f7xx_ll_dma2d.h746 MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset); in LL_DMA2D_SetLineOffset()
757 return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO)); in LL_DMA2D_GetLineOffset()
/hal_stm32-3.7.0/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_ll_dma2d.h847 MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset); in LL_DMA2D_SetLineOffset()
862 return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO)); in LL_DMA2D_GetLineOffset()
/hal_stm32-3.7.0/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_dma2d.h838 MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset); in LL_DMA2D_SetLineOffset()
849 return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO)); in LL_DMA2D_GetLineOffset()
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/drivers/include/
Dstm32h7rsxx_ll_dma2d.h838 MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset); in LL_DMA2D_SetLineOffset()
849 return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO)); in LL_DMA2D_GetLineOffset()
/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_dma2d.h844 MODIFY_REG(DMA2Dx->OOR, DMA2D_OOR_LO, LineOffset); in LL_DMA2D_SetLineOffset()
855 return (uint32_t)(READ_BIT(DMA2Dx->OOR, DMA2D_OOR_LO)); in LL_DMA2D_GetLineOffset()
/hal_stm32-3.7.0/stm32cube/stm32f4xx/drivers/src/
Dstm32f4xx_hal_dma2d.c286 MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset); in HAL_DMA2D_Init()
/hal_stm32-3.7.0/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_dma2d.c291 MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset); in HAL_DMA2D_Init()
/hal_stm32-3.7.0/stm32cube/stm32h7rsxx/drivers/src/
Dstm32h7rsxx_hal_dma2d.c291 MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset); in HAL_DMA2D_Init()
/hal_stm32-3.7.0/stm32cube/stm32f7xx/drivers/src/
Dstm32f7xx_hal_dma2d.c290 MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset); in HAL_DMA2D_Init()
/hal_stm32-3.7.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_dma2d.c291 MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset); in HAL_DMA2D_Init()
/hal_stm32-3.7.0/stm32cube/stm32l4xx/drivers/src/
Dstm32l4xx_hal_dma2d.c303 MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset); in HAL_DMA2D_Init()
/hal_stm32-3.7.0/stm32cube/stm32f4xx/soc/
Dstm32f427xx.h6534 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f439xx.h6780 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f437xx.h6726 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f429xx.h6593 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
/hal_stm32-3.7.0/stm32cube/stm32f7xx/soc/
Dstm32f745xx.h6625 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f746xx.h6680 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f750xx.h6868 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f756xx.h6868 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f765xx.h7103 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f767xx.h7197 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32f777xx.h7385 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
/hal_stm32-3.7.0/stm32cube/stm32l4xx/soc/
Dstm32l4r5xx.h7892 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro
Dstm32l4s5xx.h8144 #define DMA2D_OOR_LO DMA2D_OOR_LO_Msk /*!< Line Offset */ macro

123