Searched refs:DMA1_CSELR_CH3_TIM1_CH2_Msk (Results 1 – 3 of 3) sorted by relevance
1284 #define DMA1_CSELR_CH3_TIM1_CH2_Msk (0x1UL << DMA1_CSELR_CH3_TIM1_CH2_Pos) /*!< 0x00000400 */ macro1285 #define DMA1_CSELR_CH3_TIM1_CH2 DMA1_CSELR_CH3_TIM1_CH2_Msk /*!< Remap TIM1 chan…
5759 #define DMA1_CSELR_CH3_TIM1_CH2_Msk (0x1UL << DMA1_CSELR_CH3_TIM1_CH2_Pos) /*!< 0x00000400 */ macro5760 #define DMA1_CSELR_CH3_TIM1_CH2 DMA1_CSELR_CH3_TIM1_CH2_Msk /*!< Remap TIM1 chan…