Home
last modified time | relevance | path

Searched refs:ADC_AWD3TR_HT3_7 (Results 1 – 25 of 35) sorted by relevance

12

/hal_stm32-3.7.0/stm32cube/stm32c0xx/soc/
Dstm32c031xx.h1211 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1240 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32c011xx.h1207 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1236 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
/hal_stm32-3.7.0/stm32cube/stm32g0xx/soc/
Dstm32g070xx.h1270 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1299 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g030xx.h1248 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1277 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g050xx.h1267 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1296 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g031xx.h1291 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1320 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g041xx.h1338 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1367 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g051xx.h1354 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1383 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g061xx.h1401 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1430 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g071xx.h1403 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1432 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g081xx.h1450 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1479 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g0b0xx.h1352 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1381 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g0b1xx.h1570 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1599 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32g0c1xx.h1617 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1646 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
/hal_stm32-3.7.0/stm32cube/stm32wlxx/soc/
Dstm32wle5xx.h1574 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1603 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32wle4xx.h1574 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1603 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32wl54xx.h1756 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1785 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32wl5mxx.h1756 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1785 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
Dstm32wl55xx.h1756 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
1785 #define ADC_TR3_HT3_7 ADC_AWD3TR_HT3_7
/hal_stm32-3.7.0/stm32cube/stm32wbaxx/soc/
Dstm32wba50xx.h1635 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
Dstm32wba52xx.h2115 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
Dstm32wba54xx.h2231 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
Dstm32wba55xx.h2231 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
/hal_stm32-3.7.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h4340 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro
Dstm32u545xx.h4504 #define ADC_AWD3TR_HT3_7 (0x080UL << ADC_AWD3TR_HT3_Pos) /*!< 0x00800000 */ macro

12