Home
last modified time | relevance | path

Searched refs:XSPI_CCR_IDTR (Results 1 – 19 of 19) sorted by relevance

/hal_stm32-3.6.0/stm32cube/stm32h5xx/drivers/src/
Dstm32h5xx_hal_xspi.c3075 MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE | in XSPI_ConfigCmd()
3087 MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE | in XSPI_ConfigCmd()
3112 MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE | in XSPI_ConfigCmd()
3122 MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE), in XSPI_ConfigCmd()
/hal_stm32-3.6.0/stm32cube/stm32u5xx/drivers/src/
Dstm32u5xx_hal_xspi.c3687 MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE | in XSPI_ConfigCmd()
3699 MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE | in XSPI_ConfigCmd()
3724 MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE | in XSPI_ConfigCmd()
3734 MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE), in XSPI_ConfigCmd()
/hal_stm32-3.6.0/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_hal_xspi.h525 #define HAL_XSPI_INSTRUCTION_DTR_ENABLE ((uint32_t)XSPI_CCR_IDTR) /*!< DTR mode enabled for i…
/hal_stm32-3.6.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_xspi.h585 #define HAL_XSPI_INSTRUCTION_DTR_ENABLE ((uint32_t)XSPI_CCR_IDTR) /*!< DTR mode enabled for i…
/hal_stm32-3.6.0/stm32cube/stm32u5xx/soc/
Dstm32u5f7xx.h14496 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
14949 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
15360 #define HSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u595xx.h12998 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
13451 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
13862 #define HSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u5a5xx.h13447 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
13900 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
14311 #define HSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u599xx.h16717 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
17170 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
17581 #define HSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u5g7xx.h14945 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
15398 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
15809 #define HSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u5a9xx.h17166 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
17619 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
18030 #define HSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u5f9xx.h17622 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
18075 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
18486 #define HSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u5g9xx.h18071 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
18524 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
18935 #define HSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u535xx.h11662 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
12081 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u545xx.h12062 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
12481 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u575xx.h12685 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
13104 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32u585xx.h13134 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Inst… macro
13553 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
/hal_stm32-3.6.0/stm32cube/stm32h5xx/soc/
Dstm32h562xx.h11646 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Instr… macro
12058 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32h563xx.h13730 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Instr… macro
14142 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…
Dstm32h573xx.h14165 #define XSPI_CCR_IDTR XSPI_CCR_IDTR_Msk /*!< Instr… macro
14577 #define OCTOSPI_CCR_IDTR XSPI_CCR_IDTR /*!< Inst…