Home
last modified time | relevance | path

Searched refs:RCC_D1CFGR_HPRE (Results 1 – 25 of 27) sorted by relevance

12

/hal_stm32-3.6.0/stm32cube/stm32h7xx/drivers/src/
Dstm32h7xx_hal_rcc.c312 #if defined(RCC_D1CFGR_HPRE) in HAL_RCC_DeInit()
1032 #if defined (RCC_D1CFGR_HPRE) in HAL_RCC_ClockConfig()
1033 if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE)) in HAL_RCC_ClockConfig()
1037 MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider); in HAL_RCC_ClockConfig()
1114 #if defined(RCC_D1CFGR_HPRE) in HAL_RCC_ClockConfig()
1115 if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE)) in HAL_RCC_ClockConfig()
1119 MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider); in HAL_RCC_ClockConfig()
1224 #if defined(RCC_D1CFGR_HPRE) in HAL_RCC_ClockConfig()
1225 …SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_… in HAL_RCC_ClockConfig()
1495 #if defined(RCC_D1CFGR_HPRE) in HAL_RCC_GetHCLKFreq()
[all …]
Dstm32h7xx_hal.c157 #if defined(RCC_D1CFGR_HPRE) in HAL_Init()
158 …SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D… in HAL_Init()
Dstm32h7xx_ll_utils.c1042 #if defined(RCC_D1CFGR_HPRE)
1043 …SystemD2Clock = (SYSCLK_Frequency >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CF…
Dstm32h7xx_hal_rcc_ex.c3154 #if defined(RCC_D1CFGR_HPRE) in HAL_RCCEx_GetD1SysClockFreq()
3155 …SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_… in HAL_RCCEx_GetD1SysClockFreq()
Dstm32h7xx_ll_rcc.c160 #if defined(RCC_D1CFGR_HPRE) in LL_RCC_DeInit()
/hal_stm32-3.6.0/stm32cube/stm32h7xx/drivers/include/
Dstm32h7xx_ll_rcc.h1505 #if defined(RCC_D1CFGR_HPRE)
1506 …ALER__) ((__SYSCLKFREQ__) >> ((LL_RCC_PrescTable[((__HPRESCALER__) & RCC_D1CFGR_HPRE) >> RCC_D1CF…
2515 #if defined(RCC_D1CFGR_HPRE) in LL_RCC_SetAHBPrescaler()
2516 MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, Prescaler); in LL_RCC_SetAHBPrescaler()
2641 #if defined(RCC_D1CFGR_HPRE) in LL_RCC_GetAHBPrescaler()
2642 return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE)); in LL_RCC_GetAHBPrescaler()
/hal_stm32-3.6.0/stm32cube/stm32h7xx/soc/
Dsystem_stm32h7xx_dualcore_bootcm7_cm4gated.c398 …SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D… in SystemCoreClockUpdate()
Dsystem_stm32h7xx_dualcore_bootcm4_cm7gated.c392 …SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D… in SystemCoreClockUpdate()
Dsystem_stm32h7xx_singlecore.c394 …SystemD2Clock = (SystemCoreClock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFG… in SystemCoreClockUpdate()
Dsystem_stm32h7xx_dualcore_boot_cm4_cm7.c400 …SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D… in SystemCoreClockUpdate()
Dsystem_stm32h7xx.c419 …SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D… in SystemCoreClockUpdate()
Dstm32h730xx.h15040 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h723xx.h14589 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h742xx.h13935 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h733xx.h15040 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h730xxq.h15052 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h725xx.h14601 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h735xx.h15052 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h755xx.h15410 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h750xx.h14828 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h743xx.h14565 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h753xx.h14834 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h745xg.h15141 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h745xx.h15141 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro
Dstm32h747xx.h18298 #define RCC_D1CFGR_HPRE RCC_D1CFGR_HPRE_Msk /*!< HPRE[3:0] bits … macro

12