Searched refs:PWR_CR2_DC1RAMPDS_Pos (Results 1 – 13 of 13) sorted by relevance
1852 CLEAR_BIT(PWR->CR2, dummy << PWR_CR2_DC1RAMPDS_Pos); in HAL_PWREx_EnableRAMsContentStopRetention()2102 SET_BIT(PWR->CR2, (dummy << PWR_CR2_DC1RAMPDS_Pos)); in HAL_PWREx_DisableRAMsContentStopRetention()
12426 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro12427 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
12936 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro12937 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
13549 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro13550 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
15852 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro15853 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
14351 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro14352 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
14910 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro14911 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
14108 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro14109 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
18070 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro18071 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
16411 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro16412 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
18629 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro18630 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
18978 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro18979 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…
19537 #define PWR_CR2_DC1RAMPDS_Pos (9U) macro19538 #define PWR_CR2_DC1RAMPDS_Msk (0x1UL << PWR_CR2_DC1RAMPDS_Pos) /*!< 0x00000200…