Home
last modified time | relevance | path

Searched refs:DMA2_Stream4_BASE (Results 1 – 25 of 87) sorted by relevance

1234

/hal_stm32-3.6.0/stm32cube/stm32f4xx/soc/
Dstm32f410cx.h632 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
700 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f410rx.h632 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
700 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f410tx.h625 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
690 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f401xe.h714 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
802 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f401xc.h714 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
802 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f411xe.h716 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
805 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f405xx.h911 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1026 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f412cx.h888 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
994 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f407xx.h1007 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1128 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f412zx.h937 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1051 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f413xx.h1041 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1180 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f412vx.h935 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1047 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f423xx.h1075 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1215 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f412rx.h934 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1045 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f415xx.h979 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1097 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f427xx.h1087 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1220 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f417xx.h1075 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1199 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
/hal_stm32-3.6.0/stm32cube/stm32f2xx/soc/
Dstm32f215xx.h963 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1079 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f205xx.h917 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1031 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f217xx.h1059 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1181 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f207xx.h1013 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1133 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
/hal_stm32-3.6.0/stm32cube/stm32f7xx/soc/
Dstm32f722xx.h1029 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1146 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f723xx.h1043 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1161 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f733xx.h1075 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1194 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
Dstm32f730xx.h1075 #define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL) macro
1194 #define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)

1234