Home
last modified time | relevance | path

Searched refs:USBPHYC_TUNE2_HDRXGNEQEN_Msk (Results 1 – 24 of 24) sorted by relevance

/hal_stm32-3.5.0/stm32cube/stm32mp1xx/soc/
Dstm32mp151axx_ca7.h35670 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
35671 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp151axx_cm4.h35636 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
35637 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp151fxx_ca7.h35867 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
35868 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp151fxx_cm4.h35833 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
35834 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp151cxx_ca7.h35867 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
35868 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp151cxx_cm4.h35833 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
35834 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp151dxx_ca7.h35670 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
35671 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp151dxx_cm4.h35636 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
35637 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp153axx_cm4.h37187 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
37188 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp153axx_ca7.h37221 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
37222 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp153cxx_ca7.h37418 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
37419 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp153cxx_cm4.h37384 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
37385 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp153dxx_ca7.h37221 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
37222 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp153dxx_cm4.h37187 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
37188 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp153fxx_ca7.h37418 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
37419 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp153fxx_cm4.h37384 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
37385 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp157axx_ca7.h38444 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
38445 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp157axx_cm4.h38410 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
38411 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp157cxx_ca7.h38641 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
38642 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp157cxx_cm4.h38607 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
38608 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp157dxx_ca7.h38444 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
38445 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp157dxx_cm4.h38410 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
38411 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp157fxx_ca7.h38641 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
38642 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…
Dstm32mp157fxx_cm4.h38607 #define USBPHYC_TUNE2_HDRXGNEQEN_Msk (0x1UL << USBPHYC_TUNE2_HDRXGNEQEN_Pos) /*!< 0x004… macro
38608 #define USBPHYC_TUNE2_HDRXGNEQEN USBPHYC_TUNE2_HDRXGNEQEN_Msk /*!< Enable…