Home
last modified time | relevance | path

Searched refs:TAMP_MISR_ITAMP2MF_Pos (Results 1 – 25 of 44) sorted by relevance

12

/hal_stm32-3.4.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h10804 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
10805 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000…
Dstm32h562xx.h16055 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
16056 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000…
Dstm32h563xx.h18151 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
18152 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000…
Dstm32h573xx.h18708 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
18709 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000…
/hal_stm32-3.4.0/stm32cube/stm32l5xx/soc/
Dstm32l552xx.h13888 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
13889 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000 */
Dstm32l562xx.h14627 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
14628 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000 */
/hal_stm32-3.4.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h16607 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
16608 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000…
Dstm32u545xx.h17117 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
17118 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000…
Dstm32u575xx.h18094 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
18095 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000…
Dstm32u585xx.h18653 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
18654 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000…
Dstm32u5a5xx.h19761 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
19762 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000…
Dstm32u595xx.h19202 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
19203 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000…
Dstm32u599xx.h22976 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
22977 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000…
Dstm32u5a9xx.h23535 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
23536 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00010000…
/hal_stm32-3.4.0/stm32cube/stm32h7xx/soc/
Dstm32h7a3xxq.h15368 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
15369 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32h7a3xx.h15356 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
15357 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32h7b0xx.h15836 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
15837 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32h7b0xxq.h15848 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
15849 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32h7b3xx.h15843 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
15844 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32h7b3xxq.h15855 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
15856 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
/hal_stm32-3.4.0/stm32cube/stm32mp1xx/soc/
Dstm32mp151dxx_cm4.h29354 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
29355 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32mp151axx_ca7.h29388 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
29389 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32mp151axx_cm4.h29354 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
29355 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32mp151cxx_ca7.h29585 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
29586 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */
Dstm32mp151cxx_cm4.h29551 #define TAMP_MISR_ITAMP2MF_Pos (17U) macro
29552 #define TAMP_MISR_ITAMP2MF_Msk (0x1UL << TAMP_MISR_ITAMP2MF_Pos) /*!< 0x00020000 */

12