Home
last modified time | relevance | path

Searched refs:SPI_SR_CRCE_Pos (Results 1 – 25 of 58) sorted by relevance

123

/hal_stm32-3.4.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h13128 #define SPI_SR_CRCE_Pos (7U) macro
13129 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
Dstm32h562xx.h20099 #define SPI_SR_CRCE_Pos (7U) macro
20100 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
Dstm32h563xx.h22231 #define SPI_SR_CRCE_Pos (7U) macro
22232 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
Dstm32h573xx.h22832 #define SPI_SR_CRCE_Pos (7U) macro
22833 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
/hal_stm32-3.4.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h20291 #define SPI_SR_CRCE_Pos (7U) macro
20292 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
Dstm32u545xx.h20801 #define SPI_SR_CRCE_Pos (7U) macro
20802 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
Dstm32u575xx.h23303 #define SPI_SR_CRCE_Pos (7U) macro
23304 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
Dstm32u585xx.h23862 #define SPI_SR_CRCE_Pos (7U) macro
23863 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
Dstm32u5a5xx.h25169 #define SPI_SR_CRCE_Pos (7U) macro
25170 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
Dstm32u595xx.h24610 #define SPI_SR_CRCE_Pos (7U) macro
24611 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080…
/hal_stm32-3.4.0/stm32cube/stm32h7xx/soc/
Dstm32h7a3xxq.h16877 #define SPI_SR_CRCE_Pos (7U) macro
16878 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h7a3xx.h16865 #define SPI_SR_CRCE_Pos (7U) macro
16866 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h7b0xx.h17345 #define SPI_SR_CRCE_Pos (7U) macro
17346 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h7b0xxq.h17357 #define SPI_SR_CRCE_Pos (7U) macro
17358 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h7b3xx.h17352 #define SPI_SR_CRCE_Pos (7U) macro
17353 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h7b3xxq.h17364 #define SPI_SR_CRCE_Pos (7U) macro
17365 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h742xx.h17712 #define SPI_SR_CRCE_Pos (7U) macro
17713 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h730xx.h18909 #define SPI_SR_CRCE_Pos (7U) macro
18910 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h733xx.h18909 #define SPI_SR_CRCE_Pos (7U) macro
18910 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h735xx.h18921 #define SPI_SR_CRCE_Pos (7U) macro
18922 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h730xxq.h18921 #define SPI_SR_CRCE_Pos (7U) macro
18922 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h723xx.h18422 #define SPI_SR_CRCE_Pos (7U) macro
18423 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h725xx.h18434 #define SPI_SR_CRCE_Pos (7U) macro
18435 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h745xg.h18995 #define SPI_SR_CRCE_Pos (7U) macro
18996 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */
Dstm32h743xx.h18360 #define SPI_SR_CRCE_Pos (7U) macro
18361 #define SPI_SR_CRCE_Msk (0x1UL << SPI_SR_CRCE_Pos) /*!< 0x00000080 */

123