Home
last modified time | relevance | path

Searched refs:DMA_IFCR_CHTIF5_Pos (Results 1 – 25 of 147) sorted by relevance

123456

/hal_stm32-3.4.0/stm32cube/stm32f1xx/soc/
Dstm32f101x6.h2972 #define DMA_IFCR_CHTIF5_Pos (18U) macro
2973 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f101xb.h3034 #define DMA_IFCR_CHTIF5_Pos (18U) macro
3035 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f102x6.h3021 #define DMA_IFCR_CHTIF5_Pos (18U) macro
3022 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f100xb.h3186 #define DMA_IFCR_CHTIF5_Pos (18U) macro
3187 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f102xb.h3075 #define DMA_IFCR_CHTIF5_Pos (18U) macro
3076 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
/hal_stm32-3.4.0/stm32cube/stm32f0xx/soc/
Dstm32f030x8.h1098 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1099 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f030x6.h1076 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1077 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f070x6.h1121 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1122 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f038xx.h1091 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1092 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f030xc.h1117 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1118 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f031x6.h1092 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1093 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f070xb.h1153 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1154 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f051x8.h1533 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1534 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32f058xx.h1532 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1533 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
/hal_stm32-3.4.0/stm32cube/stm32l0xx/soc/
Dstm32l010xb.h1129 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1130 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l010x6.h1119 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1120 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l010x4.h1113 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1114 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l010x8.h1121 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1122 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l011xx.h1194 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1195 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l021xx.h1322 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1323 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l031xx.h1230 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1231 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l041xx.h1358 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1359 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l051xx.h1271 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1272 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l081xx.h1430 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1431 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */
Dstm32l071xx.h1302 #define DMA_IFCR_CHTIF5_Pos (18U) macro
1303 #define DMA_IFCR_CHTIF5_Msk (0x1UL << DMA_IFCR_CHTIF5_Pos) /*!< 0x00040000 */

123456