Home
last modified time | relevance | path

Searched refs:DMA_CSR_IDLEF (Results 1 – 16 of 16) sorted by relevance

/hal_stm32-3.4.0/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_dma.h237 #define DMA_FLAG_IDLE DMA_CSR_IDLEF /*!< Idle flag */
Dstm32u5xx_ll_dma.h6170 …D_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CSR, DMA_CSR_IDLEF) in LL_DMA_IsActiveFlag_IDLE()
6171 == (DMA_CSR_IDLEF)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_IDLE()
/hal_stm32-3.4.0/stm32cube/stm32h5xx/drivers/include/
Dstm32h5xx_hal_dma.h237 #define DMA_FLAG_IDLE DMA_CSR_IDLEF /*!< Idle flag */
Dstm32h5xx_ll_dma.h6738 …D_BIT(((DMA_Channel_TypeDef *)(dma_base_addr + LL_DMA_CH_OFFSET_TAB[Channel]))->CSR, DMA_CSR_IDLEF) in LL_DMA_IsActiveFlag_IDLE()
6739 == (DMA_CSR_IDLEF)) ? 1UL : 0UL); in LL_DMA_IsActiveFlag_IDLE()
/hal_stm32-3.4.0/stm32cube/stm32h5xx/soc/
Dstm32h503xx.h3810 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32h562xx.h5514 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32h563xx.h7598 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32h573xx.h8009 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
/hal_stm32-3.4.0/stm32cube/stm32u5xx/soc/
Dstm32u535xx.h5820 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32u545xx.h6220 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32u575xx.h6219 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32u585xx.h6668 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32u5a5xx.h6922 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32u595xx.h6473 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32u599xx.h6761 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro
Dstm32u5a9xx.h7210 #define DMA_CSR_IDLEF DMA_CSR_IDLEF_Msk /*!< Idle flag … macro