Home
last modified time | relevance | path

Searched refs:ADC_CFGR1_AWDCH (Results 1 – 25 of 41) sorted by relevance

12

/hal_stm32-3.4.0/stm32cube/stm32f0xx/drivers/include/
Dstm32f0xx_ll_adc.h82 #define ADC_CHANNEL_ID_NUMBER_MASK (ADC_CFGR1_AWDCH)
149 #define ADC_AWD_CR1_CHANNEL_MASK (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)
2548 (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDSGL | ADC_CFGR1_AWDEN), in LL_ADC_SetAnalogWDMonitChannels()
2607 …uint32_t AWDChannelGroup = READ_BIT(ADCx->CFGR1, (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDSGL | ADC_CFGR1_A… in LL_ADC_GetAnalogWDMonitChannels()
/hal_stm32-3.4.0/stm32cube/stm32l0xx/drivers/include/
Dstm32l0xx_ll_adc.h82 #define ADC_CHANNEL_ID_NUMBER_MASK (ADC_CFGR1_AWDCH)
151 #define ADC_AWD_CR1_CHANNEL_MASK (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL)
2943 (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDSGL | ADC_CFGR1_AWDEN), in LL_ADC_SetAnalogWDMonitChannels()
3002 …uint32_t AWDChannelGroup = READ_BIT(ADCx->CFGR1, (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDSGL | ADC_CFGR1_A… in LL_ADC_GetAnalogWDMonitChannels()
/hal_stm32-3.4.0/stm32cube/stm32f0xx/drivers/src/
Dstm32f0xx_hal_adc.c589 …if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RE… in HAL_ADC_Init()
694 …hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_DIS… in HAL_ADC_DeInit()
2065 ADC_CFGR1_AWDCH ); in HAL_ADC_AnalogWDGConfig()
Dstm32f0xx_ll_adc.c286 ( ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
/hal_stm32-3.4.0/stm32cube/stm32l0xx/drivers/src/
Dstm32l0xx_hal_adc.c699 hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | \ in HAL_ADC_DeInit()
2088 ADC_CFGR1_AWDCH); in HAL_ADC_AnalogWDGConfig()
Dstm32l0xx_ll_adc.c387 (ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_DISCEN in LL_ADC_DeInit()
/hal_stm32-3.4.0/stm32cube/stm32f0xx/soc/
Dstm32f030x8.h705 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
Dstm32f030x6.h689 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
Dstm32f070x6.h734 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
Dstm32f038xx.h698 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
Dstm32f030xc.h721 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
Dstm32f031x6.h699 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
Dstm32f070xb.h757 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
Dstm32f051x8.h805 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
Dstm32f058xx.h804 #define ADC_CFGR1_AWDCH (ADC_CFGR1_AWD1CH) macro
/hal_stm32-3.4.0/stm32cube/stm32l0xx/soc/
Dstm32l010xb.h677 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l010x6.h670 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l010x4.h664 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l010x8.h672 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l011xx.h684 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l021xx.h705 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l031xx.h693 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l041xx.h714 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l051xx.h728 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro
Dstm32l081xx.h771 #define ADC_CFGR1_AWDCH ADC_CFGR1_AWDCH_Msk /*!< AWDCH[4:0] bits… macro

12