Searched refs:TIM2_AF1_ETRSEL_0 (Results 1 – 25 of 69) sorted by relevance
123
102 #define TIM_TIM2_ETR_COMP1 TIM2_AF1_ETRSEL_0 /* !< TIM2_ETR is c…104 #define TIM_TIM2_ETR_LSE (TIM2_AF1_ETRSEL_1 | TIM2_AF1_ETRSEL_0) /* !< TIM2_ETR is c…
109 #define TIM_TIM2_ETR_RCC_LSE (TIM2_AF1_ETRSEL_1 | TIM2_AF1_ETRSEL_0) /* !< …111 #define TIM_TIM2_ETR_SAI1_FSB (TIM2_AF1_ETRSEL_2 | TIM2_AF1_ETRSEL_0) /* !< …
114 #define TIM_TIM2_ETR_COMP1 (TIM2_AF1_ETRSEL_0) /* !< TIM2_ETR is connecte…130 #define TIM_TIM23_ETR_COMP1 (TIM2_AF1_ETRSEL_0) /* !< TIM23_ETR is connected to COMP1 OUT */
924 #define LL_TIM_TIM2_ETRSOURCE_COMP1 (TIM2_AF1_ETRSEL_0) …940 #define LL_TIM_TIM23_ETRSOURCE_COMP1 (TIM2_AF1_ETRSEL_0) …
102 #define TIM_TIM2_ETR_COMP1 TIM2_AF1_ETRSEL_0 /* !< TIM…
114 #define TIM_TIM2_ETR_COMP1 TIM2_AF1_ETRSEL_0 /* !< TIM…
6643 #define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
7042 #define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
6947 #define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
7430 #define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
7346 #define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
7734 #define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
9286 #define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
8982 #define TIM2_AF1_ETRSEL_0 (0x1UL << TIM2_AF1_ETRSEL_Pos) /*!< 0x00004000 */ macro
9301 #define TIM2_AF1_ETRSEL_0 (0x000004000) /*!< Bit_0 */ macro
10973 #define TIM2_AF1_ETRSEL_0 (0x000004000) /*!< Bit_0 */ macro
9572 #define TIM2_AF1_ETRSEL_0 (0x000004000) /*!< Bit_0 */ macro
9568 #define TIM2_AF1_ETRSEL_0 (0x000004000) /*!< Bit_0 */ macro
11878 #define TIM2_AF1_ETRSEL_0 (0x000004000) /*!< Bit_0 */ macro
9441 #define TIM2_AF1_ETRSEL_0 (0x000004000) /*!< Bit_0 */ macro
9558 #define TIM2_AF1_ETRSEL_0 (0x000004000) /*!< Bit_0 */ macro
