Home
last modified time | relevance | path

Searched refs:RCC_AHB1ENR_TSCEN (Results 1 – 25 of 40) sorted by relevance

12

/hal_stm32-2.7.6/stm32cube/stm32l5xx/drivers/include/
Dstm32l5xx_hal_rcc.h695 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
697 … tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
720 #define __HAL_RCC_TSC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN)
1378 #define __HAL_RCC_TSC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U)
1393 #define __HAL_RCC_TSC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) == 0U)
Dstm32l5xx_ll_bus.h78 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-2.7.6/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_hal_rcc.h696 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
698 … tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
783 #define __HAL_RCC_TSC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN)
1699 #define __HAL_RCC_TSC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U)
1725 #define __HAL_RCC_TSC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) == 0U)
Dstm32u5xx_ll_bus.h79 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-2.7.6/stm32cube/stm32l4xx/drivers/include/
Dstm32l4xx_hal_rcc.h683 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
685 … tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN); \
722 #define __HAL_RCC_TSC_CLK_DISABLE() CLEAR_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN)
1660 #define __HAL_RCC_TSC_IS_CLK_ENABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) != 0U)
1683 #define __HAL_RCC_TSC_IS_CLK_DISABLED() (READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_TSCEN) == 0U)
Dstm32l4xx_ll_bus.h82 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-2.7.6/stm32cube/stm32wbxx/drivers/include/
Dstm32wbxx_ll_bus.h85 #define LL_AHB1_GRP1_PERIPH_TSC RCC_AHB1ENR_TSCEN
/hal_stm32-2.7.6/stm32cube/stm32l4xx/soc/
Dstm32l412xx.h5871 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l422xx.h6090 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l451xx.h10008 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l432xx.h9395 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l442xx.h9614 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l433xx.h9847 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l431xx.h9749 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l462xx.h10299 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l443xx.h10066 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l452xx.h10080 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l471xx.h10955 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l475xx.h11119 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l486xx.h11364 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32l485xx.h11338 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
/hal_stm32-2.7.6/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h6309 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32wb15xx.h6408 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
/hal_stm32-2.7.6/stm32cube/stm32wbxx/soc/
Dstm32wb55xx.h7853 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro
Dstm32wb5mxx.h7853 #define RCC_AHB1ENR_TSCEN RCC_AHB1ENR_TSCEN_Msk macro

12