Home
last modified time | relevance | path

Searched refs:ADC_CFGR1_AWD1CH_1 (Results 1 – 25 of 39) sorted by relevance

12

/hal_stm32-2.7.6/stm32cube/stm32wlxx/drivers/include/
Dstm32wlxx_ll_adc.h119 #define ADC_CHANNEL_2_NUMBER (ADC_CFGR1_AWD1CH_1)
120 #define ADC_CHANNEL_3_NUMBER (ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
123 #define ADC_CHANNEL_6_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
124 #define ADC_CHANNEL_7_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD…
127 #define ADC_CHANNEL_10_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1)
128 #define ADC_CHANNEL_11_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD…
131 …e ADC_CHANNEL_14_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
133 ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
136 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_1)
/hal_stm32-2.7.6/stm32cube/stm32g0xx/drivers/include/
Dstm32g0xx_ll_adc.h119 #define ADC_CHANNEL_2_NUMBER (ADC_CFGR1_AWD1CH_1)
120 #define ADC_CHANNEL_3_NUMBER (ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
123 #define ADC_CHANNEL_6_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
124 #define ADC_CHANNEL_7_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD…
127 #define ADC_CHANNEL_10_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1)
128 #define ADC_CHANNEL_11_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD…
131 …e ADC_CHANNEL_14_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
133 ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
136 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_1)
/hal_stm32-2.7.6/stm32cube/stm32u5xx/drivers/include/
Dstm32u5xx_ll_adc.h275 #define ADC_CHANNEL_2_NUMBER (ADC_CFGR1_AWD1CH_1)
276 #define ADC_CHANNEL_3_NUMBER (ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
279 #define ADC_CHANNEL_6_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
280 #define ADC_CHANNEL_7_NUMBER (ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
283 #define ADC_CHANNEL_10_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1)
284 #define ADC_CHANNEL_11_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
287 #define ADC_CHANNEL_14_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1)
288 #define ADC_CHANNEL_15_NUMBER (ADC_CFGR1_AWD1CH_3 | ADC_CFGR1_AWD1CH_2 | ADC_CFGR1_AWD1CH_1 | A…
291 #define ADC_CHANNEL_18_NUMBER (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_1)
292 #define ADC_CHANNEL_19_NUMBER (ADC_CFGR1_AWD1CH_4 | ADC_CFGR1_AWD1CH_1 | ADC_CFGR1_AWD1CH_0)
[all …]
/hal_stm32-2.7.6/stm32cube/stm32f0xx/soc/
Dstm32f070x6.h727 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
738 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f030x6.h682 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
693 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f030x8.h698 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
709 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f030xc.h714 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
725 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f031x6.h692 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
703 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f038xx.h691 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
702 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f070xb.h750 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
761 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f051x8.h798 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
809 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f058xx.h797 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
808 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f071xb.h832 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
843 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f042x6.h861 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
872 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f048xx.h861 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
872 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f072xb.h936 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
947 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f078xx.h936 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
947 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f091xc.h918 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
929 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
Dstm32f098xx.h918 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
929 #define ADC_CFGR1_AWDCH_1 (ADC_CFGR1_AWD1CH_1)
/hal_stm32-2.7.6/stm32cube/stm32wbxx/soc/Include/
Dstm32wb10xx.h1134 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
1204 #define ADC_CFGR_AWD1CH_1 ADC_CFGR1_AWD1CH_1
Dstm32wb15xx.h1149 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
1219 #define ADC_CFGR_AWD1CH_1 ADC_CFGR1_AWD1CH_1
/hal_stm32-2.7.6/stm32cube/stm32g0xx/soc/
Dstm32g070xx.h862 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
Dstm32g031xx.h883 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
Dstm32g030xx.h840 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro
Dstm32g050xx.h859 #define ADC_CFGR1_AWD1CH_1 (0x02UL << ADC_CFGR1_AWD1CH_Pos) /*!< 0x08000000 */ macro

12