Home
last modified time | relevance | path

Searched refs:ctune (Results 1 – 15 of 15) sorted by relevance

/hal_silabs-latest/simplicity_sdk/platform/service/device_init/src/
Dsl_device_init_hfxo_mgm24.c44 int ctune = -1; in sl_device_init_hfxo() local
49 ctune = DEVINFO->MODXOCAL & _DEVINFO_MODXOCAL_HFXOCTUNEXIANA_MASK; in sl_device_init_hfxo()
54 if (((ctune == -1) || (ctune == 0)) && (MFG_CTUNE_VAL != 0xFFFF)) { in sl_device_init_hfxo()
55 ctune = MFG_CTUNE_VAL; in sl_device_init_hfxo()
59 if (ctune == -1) { in sl_device_init_hfxo()
60 ctune = SL_DEVICE_INIT_HFXO_CTUNE; in sl_device_init_hfxo()
64 if (ctune != -1) { in sl_device_init_hfxo()
65 hfxoInit.ctuneXiAna = (uint8_t)ctune; in sl_device_init_hfxo()
69 ctune += CMU_HFXOCTuneDeltaGet(); in sl_device_init_hfxo()
70 if (ctune < 0) { in sl_device_init_hfxo()
[all …]
Dsl_device_init_hfxo_s2.c48 int ctune = -1; in sl_device_init_hfxo() local
54 ctune = DEVINFO->MODXOCAL & _DEVINFO_MODXOCAL_HFXOCTUNEXIANA_MASK; in sl_device_init_hfxo()
60 if ((ctune == -1) && (MFG_CTUNE_VAL != 0xFFFF)) { in sl_device_init_hfxo()
61 ctune = MFG_CTUNE_VAL; in sl_device_init_hfxo()
65 if (ctune == -1) { in sl_device_init_hfxo()
66 ctune = SL_DEVICE_INIT_HFXO_CTUNE; in sl_device_init_hfxo()
70 if (ctune != -1) { in sl_device_init_hfxo()
71 hfxoInit.ctuneXiAna = (uint8_t)ctune; in sl_device_init_hfxo()
75 ctune += CMU_HFXOCTuneDeltaGet(); in sl_device_init_hfxo()
76 if (ctune < 0) { in sl_device_init_hfxo()
[all …]
Dsl_device_init_lfxo_s2.c46 int ctune = -1; in sl_device_init_lfxo() local
52 ctune = DEVINFO->MODXOCAL & _DEVINFO_MODXOCAL_LFXOCAPTUNE_MASK; in sl_device_init_lfxo()
58 if ((ctune == -1) && (MFG_CTUNE_VAL != 0xFF)) { in sl_device_init_lfxo()
59 ctune = MFG_CTUNE_VAL; in sl_device_init_lfxo()
63 if (ctune == -1) { in sl_device_init_lfxo()
64 ctune = SL_DEVICE_INIT_LFXO_CTUNE; in sl_device_init_lfxo()
67 lfxoInit.capTune = ctune; in sl_device_init_lfxo()
/hal_silabs-latest/simplicity_sdk/platform/service/clock_manager/src/
Dsl_clock_manager.c167 sl_status_t slx_clock_manager_hfxo_set_ctune(uint32_t ctune) in slx_clock_manager_hfxo_set_ctune() argument
169 return sli_clock_manager_hal_hfxo_set_ctune(ctune); in slx_clock_manager_hfxo_set_ctune()
175 sl_status_t slx_clock_manager_hfxo_get_ctune(uint32_t *ctune) in slx_clock_manager_hfxo_get_ctune() argument
177 if (ctune == NULL) { in slx_clock_manager_hfxo_get_ctune()
180 return sli_clock_manager_hal_hfxo_get_ctune(ctune); in slx_clock_manager_hfxo_get_ctune()
186 sl_status_t slx_clock_manager_hfxo_calibrate_ctune(uint32_t ctune) in slx_clock_manager_hfxo_calibrate_ctune() argument
188 return sli_clock_manager_hal_hfxo_calibrate_ctune(ctune); in slx_clock_manager_hfxo_calibrate_ctune()
Dsl_clock_manager_init_hal_s2.c155 int ctune = -1; in init_hfxo() local
161 ctune = DEVINFO->MODXOCAL & _DEVINFO_MODXOCAL_HFXOCTUNEXIANA_MASK; in init_hfxo()
167 if ((ctune == -1) in init_hfxo()
169 ctune = MFG_CTUNE_HFXO_VAL; in init_hfxo()
173 if (ctune == -1) { in init_hfxo()
174 ctune = SL_CLOCK_MANAGER_HFXO_CTUNE; in init_hfxo()
178 if (ctune != -1) { in init_hfxo()
179 clock_manager_hfxo_init.ctuneXiAna = (uint8_t)ctune; in init_hfxo()
183 ctune += CMU_HFXOCTuneDeltaGet(); in init_hfxo()
184 if (ctune < 0) { in init_hfxo()
[all …]
Dsli_clock_manager_hal.h112 sl_status_t sli_clock_manager_hal_hfxo_set_ctune(uint32_t ctune);
117 sl_status_t sli_clock_manager_hal_hfxo_get_ctune(uint32_t *ctune);
122 sl_status_t sli_clock_manager_hal_hfxo_calibrate_ctune(uint32_t ctune);
Dsl_clock_manager_hal_s2.c705 sl_status_t sli_clock_manager_hal_hfxo_set_ctune(uint32_t ctune) in sli_clock_manager_hal_hfxo_set_ctune() argument
711 return_status = CMU_HFXOCTuneSet(ctune); in sli_clock_manager_hal_hfxo_set_ctune()
720 sl_status_t sli_clock_manager_hal_hfxo_get_ctune(uint32_t *ctune) in sli_clock_manager_hal_hfxo_get_ctune() argument
722 *ctune = CMU_HFXOCTuneGet(); in sli_clock_manager_hal_hfxo_get_ctune()
730 sl_status_t sli_clock_manager_hal_hfxo_calibrate_ctune(uint32_t ctune) in sli_clock_manager_hal_hfxo_calibrate_ctune() argument
742 sl_status_t status = CMU_HFXOCTuneSet(ctune); in sli_clock_manager_hal_hfxo_calibrate_ctune()
/hal_silabs-latest/simplicity_sdk/platform/service/clock_manager/inc/
Dsl_clock_manager.h495 sl_status_t slx_clock_manager_hfxo_set_ctune(uint32_t ctune);
509 sl_status_t slx_clock_manager_hfxo_get_ctune(uint32_t *ctune);
522 sl_status_t slx_clock_manager_hfxo_calibrate_ctune(uint32_t ctune);
/hal_silabs-latest/gecko/emlib/src/
Dem_cmu_fpga.c400 void CMU_HFXOCTuneSet(uint32_t ctune) in CMU_HFXOCTuneSet() argument
402 (void) ctune; /* Unused parameter */ in CMU_HFXOCTuneSet()
Dem_cmu.c3301 sl_status_t CMU_HFXOCTuneSet(uint32_t ctune) in CMU_HFXOCTuneSet() argument
3306 if (ctune > (_HFXO_XTALCTRL_CTUNEXIANA_MASK >> _HFXO_XTALCTRL_CTUNEXIANA_SHIFT)) { in CMU_HFXOCTuneSet()
3333 int32_t ctuneXoana = ctune + CMU_HFXOCTuneDeltaGet(); in CMU_HFXOCTuneSet()
3342 … | ((ctune << _HFXO_XTALCTRL_CTUNEXIANA_SHIFT) & _HFXO_XTALCTRL_CTUNEXIANA_MASK)); in CMU_HFXOCTuneSet()
3368 uint32_t ctune = 0; in CMU_HFXOCTuneGet() local
3394 ctune = ((HFXO0->XTALCTRL & _HFXO_XTALCTRL_CTUNEXIANA_MASK) in CMU_HFXOCTuneGet()
3404 return ctune; in CMU_HFXOCTuneGet()
3517 uint8_t ctune = (uint8_t) SL_MIN(0x4FU, lfxoInit->capTune); in CMU_LFXOInit() local
3535 | ((uint32_t)ctune << _LFXO_CAL_CAPTUNE_SHIFT); in CMU_LFXOInit()
3741 uint8_t ctune = 0; in CMU_OscillatorTuningSet() local
[all …]
/hal_silabs-latest/simplicity_sdk/platform/emlib/src/
Dem_cmu_fpga.c400 void CMU_HFXOCTuneSet(uint32_t ctune) in CMU_HFXOCTuneSet() argument
402 (void) ctune; /* Unused parameter */ in CMU_HFXOCTuneSet()
Dem_cmu_fpga_npu.c403 void CMU_HFXOCTuneSet(uint32_t ctune) in CMU_HFXOCTuneSet() argument
405 (void) ctune; /* Unused parameter */ in CMU_HFXOCTuneSet()
Dem_cmu.c3329 SL_WEAK sl_status_t CMU_HFXOCTuneSet(uint32_t ctune) in CMU_HFXOCTuneSet() argument
3334 if (ctune > (_HFXO_XTALCTRL_CTUNEXIANA_MASK >> _HFXO_XTALCTRL_CTUNEXIANA_SHIFT)) { in CMU_HFXOCTuneSet()
3361 int32_t ctuneXoana = ctune + CMU_HFXOCTuneDeltaGet(); in CMU_HFXOCTuneSet()
3370 … | ((ctune << _HFXO_XTALCTRL_CTUNEXIANA_SHIFT) & _HFXO_XTALCTRL_CTUNEXIANA_MASK)); in CMU_HFXOCTuneSet()
3396 uint32_t ctune = 0; in CMU_HFXOCTuneGet() local
3422 ctune = ((HFXO0->XTALCTRL & _HFXO_XTALCTRL_CTUNEXIANA_MASK) in CMU_HFXOCTuneGet()
3432 return ctune; in CMU_HFXOCTuneGet()
3474 uint32_t ctune; in CMU_HFXOCTuneCurrentDeltaGet() local
3478 ctune = ((HFXO0->XTALCTRL & _HFXO_XTALCTRL_CTUNEXIANA_MASK) in CMU_HFXOCTuneCurrentDeltaGet()
3482 ctuneCurrentDelta = (int32_t)ctuneXO - (int32_t)ctune; in CMU_HFXOCTuneCurrentDeltaGet()
[all …]
/hal_silabs-latest/gecko/emlib/inc/
Dem_cmu.h1391 sl_status_t CMU_HFXOCTuneSet(uint32_t ctune);
3101 uint8_t ctune; /**< CTUNE (load capacitance) value */
/hal_silabs-latest/simplicity_sdk/platform/emlib/inc/
Dem_cmu.h1391 sl_status_t CMU_HFXOCTuneSet(uint32_t ctune);
3102 uint8_t ctune; /**< CTUNE (load capacitance) value */