Home
last modified time | relevance | path

Searched refs:_PRS_CH_CTRL_SOURCESEL_VDAC0 (Results 1 – 25 of 69) sorted by relevance

123

/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_prs.h987 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000018UL /… macro
1013 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_prs.h987 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000018UL /… macro
1013 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_prs.h1016 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000018UL /… macro
1045 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_prs.h1016 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000018UL /… macro
1045 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_prs.h1016 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000018UL /… macro
1045 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_prs.h1080 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
1120 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b390f1024gl112.h7408 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
7447 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b390f512gl112.h7408 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
7447 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512il120.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512im64.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512iq100.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512iq64.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512gq100.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512gq64.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512il112.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b110f1024gm64.h8185 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8224 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b110f1024gq64.h8185 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8224 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512gl112.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512gl120.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b530f512gm64.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b510f1024gq100.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b510f1024gq64.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b510f1024gl112.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
Defm32gg12b510f1024gl120.h8216 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
8255 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_prs.h1454 #define _PRS_CH_CTRL_SOURCESEL_VDAC0 0x00000017UL /… macro
1501 #define PRS_CH_CTRL_SOURCESEL_VDAC0 (_PRS_CH_CTRL_SOURCESEL_VDAC0 << 8) /…

123