Home
last modified time | relevance | path

Searched refs:_PRS_CH_CTRL_SOURCESEL_TIMER5 (Results 1 – 25 of 29) sorted by relevance

12

/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_prs.h1481 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
1528 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b110f2048im64.h8738 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8784 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b110f2048iq64.h8738 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8784 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b120f2048gm64.h8738 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8784 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b120f2048gq64.h8738 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8784 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b110f2048gq64.h8738 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8784 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b110f2048gm64.h8738 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8784 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b120f2048im64.h8738 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8784 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b120f2048iq64.h8738 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8784 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b310f2048gl112.h8767 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8813 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b310f2048gq100.h8767 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8813 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b320f2048gl112.h8767 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8813 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b320f2048gq100.h8767 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8813 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b510f2048gl120.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b510f2048gm64.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b510f2048gq100.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b510f2048gq64.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b510f2048il120.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b510f2048im64.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b510f2048iq100.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b510f2048iq64.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b520f2048gl120.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b520f2048gm64.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b520f2048gq100.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…
Defm32gg11b520f2048gq64.h8769 #define _PRS_CH_CTRL_SOURCESEL_TIMER5 0x00000063UL /… macro
8815 #define PRS_CH_CTRL_SOURCESEL_TIMER5 (_PRS_CH_CTRL_SOURCESEL_TIMER5 << 8) /…

12