Home
last modified time | relevance | path

Searched refs:_PRS_CH_CTRL_SOURCESEL_TIMER1 (Results 1 – 25 of 125) sorted by relevance

12345

/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg_prs.h275 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode TIM… macro
289 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Shifted …
Defm32hg210f32.h1740 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode TIM… macro
1753 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Shifted …
Defm32hg210f64.h1740 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode TIM… macro
1753 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Shifted …
Defm32hg222f32.h1740 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode TIM… macro
1753 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Shifted …
Defm32hg222f64.h1740 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode TIM… macro
1753 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Shifted …
Defm32hg110f32.h1740 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode TIM… macro
1753 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Shifted …
Defm32hg110f64.h1740 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode TIM… macro
1753 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Shifted …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_prs.h401 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
425 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
Defm32wg280f128.h1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
2009 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
Defm32wg280f256.h1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
2009 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
Defm32wg280f64.h1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
2009 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
Defm32wg290f128.h1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
2009 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
Defm32wg290f256.h1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
2009 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
Defm32wg290f64.h1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
2009 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
Defm32wg295f128.h1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
2009 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
Defm32wg295f256.h1986 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mo… macro
2009 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 16) /**< Sh…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_prs.h895 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode… macro
913 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /**< Shif…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_prs.h895 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000001DUL /**< Mode… macro
913 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /**< Shif…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_prs.h993 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000003DUL /… macro
1019 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_prs.h993 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000003DUL /… macro
1019 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_prs.h1023 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000003DUL /… macro
1052 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_prs.h1023 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000003DUL /… macro
1052 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_prs.h1023 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000003DUL /… macro
1052 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_prs.h1095 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000003DUL /… macro
1135 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_prs.h1471 #define _PRS_CH_CTRL_SOURCESEL_TIMER1 0x0000003DUL /… macro
1518 #define PRS_CH_CTRL_SOURCESEL_TIMER1 (_PRS_CH_CTRL_SOURCESEL_TIMER1 << 8) /…

12345