Home
last modified time | relevance | path

Searched refs:_EMU_RAM0CTRL_MASK (Results 1 – 25 of 73) sorted by relevance

123

/hal_silabs-latest/gecko/emlib/src/
Dem_emu.c1619 #elif defined(_EMU_RAM0CTRL_MASK) in EMU_MemPwrDown()
1620 EMU->RAM0CTRL = blocks & _EMU_RAM0CTRL_MASK; in EMU_MemPwrDown()
1709 #elif defined(_EMU_RAM0CTRL_MASK) in EMU_RamPowerDown()
1755 #if defined(_EMU_RAM0CTRL_MASK) in EMU_RamPowerUp()
/hal_silabs-latest/simplicity_sdk/platform/emlib/src/
Dem_emu.c1674 #elif defined(_EMU_RAM0CTRL_MASK) in EMU_MemPwrDown()
1675 EMU->RAM0CTRL = blocks & _EMU_RAM0CTRL_MASK; in EMU_MemPwrDown()
1764 #elif defined(_EMU_RAM0CTRL_MASK) in EMU_RamPowerDown()
1810 #if defined(_EMU_RAM0CTRL_MASK) in EMU_RamPowerUp()
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_emu.h176 #define _EMU_RAM0CTRL_MASK 0x0000000FUL /**<… macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_emu.h176 #define _EMU_RAM0CTRL_MASK 0x0000000FUL /**<… macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_emu.h235 #define _EMU_RAM0CTRL_MASK 0x0000000FUL … macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_emu.h236 #define _EMU_RAM0CTRL_MASK 0x00000001UL … macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_emu.h235 #define _EMU_RAM0CTRL_MASK 0x0000000FUL … macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_emu.h236 #define _EMU_RAM0CTRL_MASK 0x00000001UL … macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_emu.h235 #define _EMU_RAM0CTRL_MASK 0x0000000FUL … macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_emu.h260 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b390f1024gl112.h2336 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b390f512gl112.h2336 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512il120.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512im64.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512iq100.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512iq64.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512gq100.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512gq64.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512il112.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b110f1024gm64.h3167 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b110f1024gq64.h3167 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512gl112.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512gl120.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
Defm32gg12b530f512gm64.h3175 #define _EMU_RAM0CTRL_MASK 0x00000007UL … macro
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_emu.h260 #define _EMU_RAM0CTRL_MASK 0x0000007FUL … macro

123