Home
last modified time | relevance | path

Searched refs:_EMU_EM4CTRL_EM4STATE_EM4H (Results 1 – 25 of 71) sorted by relevance

123

/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_emu.h209 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL /**… macro
212 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) /**…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_emu.h209 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL /**… macro
212 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) /**…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_emu.h278 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
281 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_emu.h273 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
276 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_emu.h278 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
281 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_emu.h273 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
276 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_emu.h278 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
281 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_emu.h301 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
304 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b390f1024gl112.h2377 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
2380 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b390f512gl112.h2377 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
2380 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512il120.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512im64.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512iq100.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512iq64.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512gq100.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512gq64.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512il112.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b110f1024gm64.h3208 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3211 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b110f1024gq64.h3208 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3211 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512gl112.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512gl120.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b530f512gm64.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b510f1024gq100.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
Defm32gg12b510f1024gq64.h3216 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
3219 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_emu.h309 #define _EMU_EM4CTRL_EM4STATE_EM4H 0x00000001UL … macro
312 #define EMU_EM4CTRL_EM4STATE_EM4H (_EMU_EM4CTRL_EM4STATE_EM4H << 0) …

123