Home
last modified time | relevance | path

Searched refs:_EMU_DCDCLNVCTRL_LNATT_DIV3 (Results 1 – 25 of 71) sorted by relevance

123

/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG1P/Include/
Defr32fg1p_emu.h840 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL /**< Mo… macro
843 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) /**< Sh…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG1B/Include/
Defm32pg1b_emu.h840 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL /**< Mo… macro
843 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) /**< Sh…
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32MG12P/Include/
Defr32mg12p_emu.h958 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
961 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32FG13P/Include/
Defr32fg13p_emu.h941 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
944 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32JG12B/Include/
Defm32jg12b_emu.h958 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
961 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFR32BG13P/Include/
Defr32bg13p_emu.h941 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
944 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32PG12B/Include/
Defm32pg12b_emu.h958 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
961 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG12B/Include/
Defm32gg12b_emu.h1069 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
1072 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b390f1024gl112.h3145 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3148 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b390f512gl112.h3145 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3148 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512il120.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512im64.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512iq100.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512iq64.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512gq100.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512gq64.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512il112.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b110f1024gm64.h3976 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3979 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b110f1024gq64.h3976 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3979 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512gl112.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512gl120.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b530f512gm64.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b510f1024gq100.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
Defm32gg12b510f1024gq64.h3984 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
3987 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32GG11B/Include/
Defm32gg11b_emu.h1077 #define _EMU_DCDCLNVCTRL_LNATT_DIV3 0x00000000UL … macro
1080 #define EMU_DCDCLNVCTRL_LNATT_DIV3 (_EMU_DCDCLNVCTRL_LNATT_DIV3 << 1) …

123