Home
last modified time | relevance | path

Searched refs:_DPLL_CFG1_M_SHIFT (Results 1 – 11 of 11) sorted by relevance

/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21_dpll.h143 #define _DPLL_CFG1_M_SHIFT 0 /**< Shift … macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_dpll.h143 #define _DPLL_CFG1_M_SHIFT 0 /**< Shift … macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_dpll.h148 #define _DPLL_CFG1_M_SHIFT 0 /**< Shift … macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32ZG23/Include/
Defr32zg23_dpll.h148 #define _DPLL_CFG1_M_SHIFT 0 /**< Shift … macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_dpll.h143 #define _DPLL_CFG1_M_SHIFT 0 /**< Shift … macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG29/Include/
Defr32bg29_dpll.h148 #define _DPLL_CFG1_M_SHIFT 0 /**< Shift … macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG29/Include/
Defr32mg29_dpll.h148 #define _DPLL_CFG1_M_SHIFT 0 /**< Shift … macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32FG23/Include/
Defr32fg23_dpll.h148 #define _DPLL_CFG1_M_SHIFT 0 /**< Shift … macro
/hal_silabs-latest/simplicity_sdk/platform/service/power_manager/src/sleep_loop/
Dsl_power_manager_hal_s2.c253 …ick(DPLL_LOCKING_DELAY_US_FUNCTION((DPLL0->CFG1 & _DPLL_CFG1_M_MASK) >> _DPLL_CFG1_M_SHIFT, freq)); in sli_power_manager_init_hardware()
/hal_silabs-latest/simplicity_sdk/platform/emlib/src/
Dem_cmu.c2691 EFM_ASSERT(init->m <= (_DPLL_CFG1_M_MASK >> _DPLL_CFG1_M_SHIFT)); in CMU_DPLLLock()
2770 | ((uint32_t)init->m << _DPLL_CFG1_M_SHIFT); in CMU_DPLLLock()
/hal_silabs-latest/gecko/emlib/src/
Dem_cmu.c2662 EFM_ASSERT(init->m <= (_DPLL_CFG1_M_MASK >> _DPLL_CFG1_M_SHIFT)); in CMU_DPLLLock()
2741 | ((uint32_t)init->m << _DPLL_CFG1_M_SHIFT); in CMU_DPLLLock()