Home
last modified time | relevance | path

Searched refs:_DMA_CH_CTRL_SOURCESEL_TIMER0 (Results 1 – 25 of 35) sorted by relevance

12

/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32HG/Include/
Defm32hg_dma.h877 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
888 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32hg321f32.h1229 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
1239 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32hg321f64.h1229 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
1239 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32hg108f32.h1270 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
1279 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32hg108f64.h1270 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
1279 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32hg308f32.h1282 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
1291 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32hg308f64.h1282 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
1291 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
/hal_silabs-latest/gecko/Device/SiliconLabs/EFM32WG/Include/
Defm32wg_dma.h1603 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
1623 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg360f128.h2032 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2051 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg360f256.h2032 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2051 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg360f64.h2032 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2051 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg230f128.h2095 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2112 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg230f256.h2095 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2112 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg230f64.h2095 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2112 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg232f128.h2095 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2112 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg232f256.h2095 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2112 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg232f64.h2095 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2112 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg330f128.h2108 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2125 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg330f256.h2108 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2125 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg330f64.h2108 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2125 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg332f128.h2108 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2125 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg332f256.h2108 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2125 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg332f64.h2108 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2125 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg840f128.h2100 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2117 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …
Defm32wg840f256.h2100 #define _DMA_CH_CTRL_SOURCESEL_TIMER0 0x00000018UL … macro
2117 #define DMA_CH_CTRL_SOURCESEL_TIMER0 (_DMA_CH_CTRL_SOURCESEL_TIMER0 << 16) …

12