Home
last modified time | relevance | path

Searched refs:USART2_SCLK_FRAC_SEL (Results 1 – 3 of 3) sorted by relevance

/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/drivers/systemlevel/src/
Drsi_pll.c2257 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 1; in clk_usart_clk_div()
2259 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 0; in clk_usart_clk_div()
3074 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 0; in clk_usart_clk_config()
3076 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 1; in clk_usart_clk_config()
3109 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 0; in clk_usart_clk_config()
3111 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 1; in clk_usart_clk_config()
3146 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 0; in clk_usart_clk_config()
3148 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 1; in clk_usart_clk_config()
3182 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 0; in clk_usart_clk_config()
3184 pCLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL = 1; in clk_usart_clk_config()
[all …]
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/drivers/peripheral_drivers/src/
Dclock_update.c204 swallow_val = M4CLK->CLK_CONFIG_REG2_b.USART2_SCLK_FRAC_SEL; in RSI_CLK_GetBaseClock()
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/core/chip/inc/
Dsi91x_device.h10541 __IOM unsigned int USART2_SCLK_FRAC_SEL : 1; /*!< [30..30] Selects the type of divider member