Home
last modified time | relevance | path

Searched refs:ULP_PROC_CLK_SEL (Results 1 – 3 of 3) sorted by relevance

/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/core/chip/src/
Drsi_deepsleep_soc.c446 ulp_proc_clk = ULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL; in RSI_PS_EnterDeepSleep()
454 ULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = 2U; in RSI_PS_EnterDeepSleep()
457 ULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = 3U; in RSI_PS_EnterDeepSleep()
460 ULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = 5U; in RSI_PS_EnterDeepSleep()
567 ULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = (unsigned int)(ulp_proc_clk & 0xF); in RSI_PS_EnterDeepSleep()
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/drivers/systemlevel/src/
Drsi_ulpss_clk.c1092 pULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = clkSource; in ulpss_ulp_proc_clk_config()
1101 pULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = clkSource; in ulpss_ulp_proc_clk_config()
1111 pULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = clkSource; in ulpss_ulp_proc_clk_config()
1118 pULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = clkSource; in ulpss_ulp_proc_clk_config()
1127 pULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = clkSource; in ulpss_ulp_proc_clk_config()
1136 pULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = clkSource; in ulpss_ulp_proc_clk_config()
1143 pULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = clkSource; in ulpss_ulp_proc_clk_config()
1152 pULPCLK->ULP_TA_CLK_GEN_REG_b.ULP_PROC_CLK_SEL = clkSource; in ulpss_ulp_proc_clk_config()
/hal_silabs-latest/wiseconnect/components/device/silabs/si91x/mcu/core/chip/inc/
Dsi91x_device.h13736 __IOM unsigned int ULP_PROC_CLK_SEL : 4; /*!< [4..1] ulp bus clock select. */ member