Home
last modified time | relevance | path

Searched refs:SMU_NS_CFGNS (Results 1 – 25 of 98) sorted by relevance

1234

/hal_silabs-latest/gecko/emlib/inc/
Dem_smu.h1446 SMU_NS_CFGNS->PPUNSPATD0 = init->ppu.reg[0]; in SMU_Init()
1447 SMU_NS_CFGNS->PPUNSPATD1 = init->ppu.reg[1]; in SMU_Init()
1449 SMU_NS_CFGNS->PPUNSPATD2 = init->ppu.reg[2]; in SMU_Init()
1483 BUS_RegBitWrite(&SMU_NS_CFGNS->PPUNSPATD0, peripheral, privileged); in SMU_SetPrivilegedAccess()
1485 BUS_RegBitWrite(&SMU_NS_CFGNS->PPUNSPATD1, peripheral - 32, privileged); in SMU_SetPrivilegedAccess()
1488 BUS_RegBitWrite(&SMU_NS_CFGNS->PPUNSPATD2, peripheral - 64, privileged); in SMU_SetPrivilegedAccess()
1500 BUS_RegBitWrite(&SMU_NS_CFGNS->PPUNSPATD2, peripheral - 64, privileged); in SMU_SetPrivilegedAccess()
1523 return (SMU_Peripheral_TypeDef)SMU_NS_CFGNS->PPUNSFS; in SMU_GetFaultingPeripheral()
1541 SMU_NS_CFGNS->NSIF_CLR = flags; in SMU_IntClear()
1562 SMU_NS_CFGNS->NSIEN_CLR = flags; in SMU_IntDisable()
[all …]
/hal_silabs-latest/simplicity_sdk/platform/emlib/inc/
Dem_smu.h1496 SMU_NS_CFGNS->PPUNSPATD0 = init->ppu.reg[0]; in SMU_Init()
1497 SMU_NS_CFGNS->PPUNSPATD1 = init->ppu.reg[1]; in SMU_Init()
1499 SMU_NS_CFGNS->PPUNSPATD2 = init->ppu.reg[2]; in SMU_Init()
1533 BUS_RegBitWrite(&SMU_NS_CFGNS->PPUNSPATD0, peripheral, privileged); in SMU_SetPrivilegedAccess()
1535 BUS_RegBitWrite(&SMU_NS_CFGNS->PPUNSPATD1, peripheral - 32, privileged); in SMU_SetPrivilegedAccess()
1538 BUS_RegBitWrite(&SMU_NS_CFGNS->PPUNSPATD2, peripheral - 64, privileged); in SMU_SetPrivilegedAccess()
1550 BUS_RegBitWrite(&SMU_NS_CFGNS->PPUNSPATD2, peripheral - 64, privileged); in SMU_SetPrivilegedAccess()
1573 return (SMU_Peripheral_TypeDef)SMU_NS_CFGNS->PPUNSFS; in SMU_GetFaultingPeripheral()
1591 SMU_NS_CFGNS->NSIF_CLR = flags; in SMU_IntClear()
1612 SMU_NS_CFGNS->NSIEN_CLR = flags; in SMU_IntDisable()
[all …]
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22c224f512gn32.h876 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c224f512im32.h876 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22e224f512im40.h890 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c112f352gm32.h874 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c224f512im40.h890 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22e224f512im32.h876 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c112f352gm40.h888 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c222f352gm32.h876 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c222f352gm40.h890 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c222f352gn32.h876 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c224f512gm32.h876 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
Defr32bg22c224f512gm40.h890 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_… macro
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32FG23/Include/
Defr32fg23b020f128gm40.h988 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23b020f512im40.h988 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23b021f512im40.h985 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23a010f128gm40.h987 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23a010f256gm40.h987 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23a010f512gm40.h987 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23a011f512gm40.h984 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23a020f128gm40.h987 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23a020f256gm40.h987 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23a020f512gm40.h987 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro
Defr32fg23a021f512gm40.h984 #define SMU_NS_CFGNS ((SMU_CFGNS_TypeDef *) SMU_NS_CFGNS_BASE) /**< SMU_NS_CFGNS … macro

1234