Home
last modified time | relevance | path

Searched refs:PRS_ASYNC_CMUL_CLKOUT0 (Results 1 – 8 of 8) sorted by relevance

/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG21/Include/
Defr32mg21_prs_signals.h537 #define PRS_ASYNC_CMUL_CLKOUT0 (PRS_ASYNC_CH_CTRL_SOURCESEL_CMUL | PRS_ASY… macro
673 #define PRS_CMUL_CLKOUT0 (PRS_ASYNC_CMUL_CLKOUT0)
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG22/Include/
Defr32bg22_prs_signals.h592 #define PRS_ASYNC_CMUL_CLKOUT0 (PRS_ASYNC_CH_CTRL_SOURCESEL_CMUL | PRS_ASY… macro
750 #define PRS_CMUL_CLKOUT0 (PRS_ASYNC_CMUL_CLKOUT0)
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG27/Include/
Defr32bg27_prs_signals.h612 #define PRS_ASYNC_CMUL_CLKOUT0 (PRS_ASYNC_CH_CTRL_SOURCESEL_CMUL | … macro
776 #define PRS_CMUL_CLKOUT0 (PRS_ASYNC_CMUL_CLKOUT0)
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG24/Include/
Defr32mg24_prs_signals.h669 #define PRS_ASYNC_CMUL_CLKOUT0 (PRS_ASYNC_CH_CTRL_SOURCESEL_CMUL | PRS_… macro
855 #define PRS_CMUL_CLKOUT0 (PRS_ASYNC_CMUL_CLKOUT0)
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32FG23/Include/
Defr32fg23_prs_signals.h659 #define PRS_ASYNC_CMUL_CLKOUT0 (PRS_ASYNC_CH_CTRL_SOURCESEL_CMUL | PRS_… macro
843 #define PRS_CMUL_CLKOUT0 (PRS_ASYNC_CMUL_CLKOUT0)
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32MG29/Include/
Defr32mg29_prs_signals.h640 #define PRS_ASYNC_CMUL_CLKOUT0 (PRS_ASYNC_CH_CTRL_SOURCESEL_CMUL | … macro
814 #define PRS_CMUL_CLKOUT0 (PRS_ASYNC_CMUL_CLKOUT0)
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32BG29/Include/
Defr32bg29_prs_signals.h640 #define PRS_ASYNC_CMUL_CLKOUT0 (PRS_ASYNC_CH_CTRL_SOURCESEL_CMUL | … macro
814 #define PRS_CMUL_CLKOUT0 (PRS_ASYNC_CMUL_CLKOUT0)
/hal_silabs-latest/simplicity_sdk/platform/Device/SiliconLabs/EFR32ZG23/Include/
Defr32zg23_prs_signals.h659 #define PRS_ASYNC_CMUL_CLKOUT0 (PRS_ASYNC_CH_CTRL_SOURCESEL_CMUL | PRS_… macro
843 #define PRS_CMUL_CLKOUT0 (PRS_ASYNC_CMUL_CLKOUT0)